industry news
Subscribe Now

Major Enhancements in the New Version of IAR Embedded Workbench for ARM Cortex Users

Uppsala, Sweden—October 26, 2011—IAR Systems® today announced the availability of a new version of IAR Embedded Workbench® for ARM®. The new version adds significant speed optimizations and several new attractive features, making it even more powerful. Optimizations are targeted for the ARM CMSIS DSP library and for general speed improvements when generating code for Cortex-M processors.

One of the new powerful features that have been added is stack usage analysis. With stack usage analysis enabled, IAR Embedded Workbench for ARM produces a stack usage report with listings of the maximum stack depth for each call graph root. This is very useful information in most embedded projects, as it greatly simplifies estimates of stack usage. With the latest version comes also a vastly improved inline assembler. Thanks to a new way of handling inlined assembler statements, the user can now place pieces of assembly code right where it is needed in the high-level code, with access to the surrounding C variables. The inlined assembler code can safely reserve private storage.

The Timeline window has been enhanced with a useful graphical event log for Cortex-M3/M4 users. When analyzing the timing behavior, you will be able to place certain macros in the code, and when these points are reached during execution, event messages will be sent and appear in the Timeline window. This is very useful as the time elapsed between two points in the code can be determined. The new Timeline feature can also provide support for creating a stack usage profile over time of an application.

The function profiling window has also been enhanced, using a function hide mechanism. This feature greatly simplifies the task of getting an overall profiling picture of your application, as you can filter out functions that are not of interest. This is very useful when working with an RTOS, as you can hide everything related to the RTOS kernel, and thereby extract a focused picture of where the execution time is spent in a running application.

Signum JTAGjet, an advanced, real-time, in-circuit debugger for high-end applications, is now integrated in IAR Embedded Workbench for ARM, making it possible to take full advantage of the trace capabilities on Cortex-A and Cortex-R devices when debugging complex systems.

Information:

Evaluation versions of IAR Embedded Workbench for ARM v. 6.30 are available at www.iar.com/downloads

For more information about IAR Embedded Workbench for ARM visit www.iar.com/ewarm

About IAR Systems

IAR Systems is the world’s leading supplier of software tools for developing embedded systems applications. The software enables over 14 000 large and small companies to develop premium products based on 8-, 16-, and 32-bit microcontrollers, mainly in the areas of industrial automation, medical devices, consumer electronics, telecommunication and automotive products. IAR Systems has an extensive network of partners and cooperates with the world’s leading semiconductor vendors. IAR Systems Group AB is listed on NASDAQ OMX Stockholm. For more information, please visit www.iar.com

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Dec 3, 2024
I've just seen something that is totally droolworthy, which may explain why I'm currently drooling all over my keyboard....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
42,944 views