industry news
Subscribe Now

Major Enhancements in the New Version of IAR Embedded Workbench for ARM Cortex Users

Uppsala, Sweden—October 26, 2011—IAR Systems® today announced the availability of a new version of IAR Embedded Workbench® for ARM®. The new version adds significant speed optimizations and several new attractive features, making it even more powerful. Optimizations are targeted for the ARM CMSIS DSP library and for general speed improvements when generating code for Cortex-M processors.

One of the new powerful features that have been added is stack usage analysis. With stack usage analysis enabled, IAR Embedded Workbench for ARM produces a stack usage report with listings of the maximum stack depth for each call graph root. This is very useful information in most embedded projects, as it greatly simplifies estimates of stack usage. With the latest version comes also a vastly improved inline assembler. Thanks to a new way of handling inlined assembler statements, the user can now place pieces of assembly code right where it is needed in the high-level code, with access to the surrounding C variables. The inlined assembler code can safely reserve private storage.

The Timeline window has been enhanced with a useful graphical event log for Cortex-M3/M4 users. When analyzing the timing behavior, you will be able to place certain macros in the code, and when these points are reached during execution, event messages will be sent and appear in the Timeline window. This is very useful as the time elapsed between two points in the code can be determined. The new Timeline feature can also provide support for creating a stack usage profile over time of an application.

The function profiling window has also been enhanced, using a function hide mechanism. This feature greatly simplifies the task of getting an overall profiling picture of your application, as you can filter out functions that are not of interest. This is very useful when working with an RTOS, as you can hide everything related to the RTOS kernel, and thereby extract a focused picture of where the execution time is spent in a running application.

Signum JTAGjet, an advanced, real-time, in-circuit debugger for high-end applications, is now integrated in IAR Embedded Workbench for ARM, making it possible to take full advantage of the trace capabilities on Cortex-A and Cortex-R devices when debugging complex systems.

Information:

Evaluation versions of IAR Embedded Workbench for ARM v. 6.30 are available at www.iar.com/downloads

For more information about IAR Embedded Workbench for ARM visit www.iar.com/ewarm

About IAR Systems

IAR Systems is the world’s leading supplier of software tools for developing embedded systems applications. The software enables over 14 000 large and small companies to develop premium products based on 8-, 16-, and 32-bit microcontrollers, mainly in the areas of industrial automation, medical devices, consumer electronics, telecommunication and automotive products. IAR Systems has an extensive network of partners and cooperates with the world’s leading semiconductor vendors. IAR Systems Group AB is listed on NASDAQ OMX Stockholm. For more information, please visit www.iar.com

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Enabling IoT with DECT NR+, the Non-Cellular 5G Standard
In the ever-expanding IoT market, there is a growing need for private, low cost networks. In this episode of Chalk Talk, Amelia Dalton and Heidi Sollie from Nordic Semiconductor explore the details of DECT NR+, the world’s first non-cellular 5G technology standard. They investigate how this self-healing, decentralized, autonomous mesh network can help solve a variety of IoT connectivity issues and how Nordic is helping designers take advantage of DECT NR+ with their nRF91 System-in-Package family.
Aug 17, 2023
14,180 views