industry news
Subscribe Now

Major Enhancements in the New Version of IAR Embedded Workbench for ARM Cortex Users

Uppsala, Sweden—October 26, 2011—IAR Systems® today announced the availability of a new version of IAR Embedded Workbench® for ARM®. The new version adds significant speed optimizations and several new attractive features, making it even more powerful. Optimizations are targeted for the ARM CMSIS DSP library and for general speed improvements when generating code for Cortex-M processors.

One of the new powerful features that have been added is stack usage analysis. With stack usage analysis enabled, IAR Embedded Workbench for ARM produces a stack usage report with listings of the maximum stack depth for each call graph root. This is very useful information in most embedded projects, as it greatly simplifies estimates of stack usage. With the latest version comes also a vastly improved inline assembler. Thanks to a new way of handling inlined assembler statements, the user can now place pieces of assembly code right where it is needed in the high-level code, with access to the surrounding C variables. The inlined assembler code can safely reserve private storage.

The Timeline window has been enhanced with a useful graphical event log for Cortex-M3/M4 users. When analyzing the timing behavior, you will be able to place certain macros in the code, and when these points are reached during execution, event messages will be sent and appear in the Timeline window. This is very useful as the time elapsed between two points in the code can be determined. The new Timeline feature can also provide support for creating a stack usage profile over time of an application.

The function profiling window has also been enhanced, using a function hide mechanism. This feature greatly simplifies the task of getting an overall profiling picture of your application, as you can filter out functions that are not of interest. This is very useful when working with an RTOS, as you can hide everything related to the RTOS kernel, and thereby extract a focused picture of where the execution time is spent in a running application.

Signum JTAGjet, an advanced, real-time, in-circuit debugger for high-end applications, is now integrated in IAR Embedded Workbench for ARM, making it possible to take full advantage of the trace capabilities on Cortex-A and Cortex-R devices when debugging complex systems.

Information:

Evaluation versions of IAR Embedded Workbench for ARM v. 6.30 are available at www.iar.com/downloads

For more information about IAR Embedded Workbench for ARM visit www.iar.com/ewarm

About IAR Systems

IAR Systems is the world’s leading supplier of software tools for developing embedded systems applications. The software enables over 14 000 large and small companies to develop premium products based on 8-, 16-, and 32-bit microcontrollers, mainly in the areas of industrial automation, medical devices, consumer electronics, telecommunication and automotive products. IAR Systems has an extensive network of partners and cooperates with the world’s leading semiconductor vendors. IAR Systems Group AB is listed on NASDAQ OMX Stockholm. For more information, please visit www.iar.com

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Improving Chip to Chip Communication with I3C
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Toby Sinkinson from Microchip explore the benefits of I3C. They also examine how I3C helps simplify sensor networks, provides standardization for commonly performed functions, and how you can get started using Microchips I3C modules in your next design.
Feb 19, 2024
9,307 views