industry news
Subscribe Now

Mentor Graphics and GLOBALFOUNDRIES Improve Yield Analysis with Combination of Tessent and Calibre Capabilities

WILSONVILLE, Ore., August 29, 2011 – Mentor Graphics Corporation (NASDAQ: MENT) today announced an innovative approach to IC yield analysis that combines the layout-aware production test failure diagnosis capabilities of the Tessent® Diagnosis and Tessent YieldInsight® products with the design for manufacturing (DFM) analysis facilities of the Calibre® YieldAnalyzer tool. The new methodology enables customers to identify and understand systematic yield loss, and to determine if the systematic yield loss is correlated to DFM violations.

“Diagnosis-driven yield analysis is an established yield-learning methodology at GLOBALFOUNDRIES for internal technology development, as well as for accelerating the yield ramp for our customer products,” said Thomas Herrmann, MTS product engineer, GLOBALFOUNDRIES. “The addition of DFM-aware yield analysis helps us and our customers to separate design-and process-related yield limiters, and reduces the time to find the root causes of yield loss. We can also use the technology to optimize DFM rules to address specific customer needs and priorities, which leads to reduced manufacturing variability for re-spins and future designs.”

In the DFM-aware yield analysis flow, test data from digital semiconductor devices that have failed manufacturing test is used to perform layout-aware failure diagnosis with the Tessent Diagnosis product, which provides information such as defect classifications and suspected defect locations. The Calibre YieldAnalyzer product leverages GLOBALFOUNDRIES’ Manufacturing Analysis and Scoring (MAS) deck to identify features of the layout that have higher sensitivities to manufacturing variability. The Tessent YieldInsight product analyzes this information to identify and understand systematic yield loss, and determine if this yield loss is associated with known DFM-sensitive layout structures.

“Mentor continues to drive towards meaningful interactions between the design and manufacturing test flows,” said Greg Aldrich, marketing director for the Silicon Test Solutions group at Mentor Graphics. “This is much more than allowing tools to exchange data—it’s incorporating powerful data mining and statistical analysis capabilities that leverage the knowledge and experience of experts from both the design and manufacturing areas.”

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues over the last 12 months of about $915 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Introducing QSPICE™ Analog & Mixed-Signal Simulator
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Amelia Dalton and Mike Engelhardt from Qorvo investigate the benefits of QSPICE™ - Qorvo’s Analog & Mixed-Signal Simulator. They also explore how you can get started using this simulator, the supporting assets available for QSPICE, and why this free analog and mixed-signal simulator is a transformational tool for power designers.
Mar 5, 2024
6,245 views