industry news
Subscribe Now

Veridae Systems Launches Certus, a Multi-FPGA Prototyping Debug Suite Enabling a Single View of Complex ASIC Design for the First Time

VANCOUVER, BC –– June 1, 2011 –– Veridae Systems today announced Certus, amulti-FPGA ASIC prototyping validation and debug suite. When paired with a user’schoice of prototyping hardware, partitioning flow, and FPGA CAD tools, Certus provides the key enabling technology of a complete, easy to implement, and best-in-class prototyping solution. Certus is fully tested and available now, and will be demonstrated next week at the Design Automation Conference, Veridae booth 3212.

Verification and validation engineers want to see a complete ASIC design functioning at close to full speed and with real I/O. Until now, the view of the design has been splintered into the individual FPGA views by available debug tools. Certus solves this challenge by providing a single, fully synchronized view across all of the FPGAs and all of the clock domains, giving users the true ASIC design perspective of the prototype environment for the first time.

“Certus is a significant addition to our design flow, and has the potential to greatly accelerate debug,” said Dave Garau, ASIC prototyping and validation manager at Teradici. “The software is easy to use and implement, and outperforms existing solutions by a considerable margin.” 

When debugging ASIC prototypes, conventional debug and verification solutions now require long cycles of synthesis, and place and route software run times.  Certus enables signal selection and high-speed trouble shooting without running synthesis and routing for every change. As a result, engineers can quickly pinpoint and understand unexpected behaviors, correct problems, and rapidly move ASIC designs into production.

“Certus was designed by IC designers aiming to solve the challenges associated with prototyping, debug and verification of today’s faster, more integrated FPGA-based systems,” said Jim Derbyshire, Veridae’s chief executive officer.  “We are quite pleased with the customer feedback. Early adopters have helped us tune Certus to being an ideal solution for customers seeking best-in-class tools to reduce both prototyping time and ASIC time to market.”

The Certus Suite for FPGA prototyping provides a synchronized view of the entire system, including serial I/O, busses, software code and FPGA hardware. Certus does not require custom connectors or I/O resources and can be deployed on all existing platforms. The suite is based on Veridae’s proven set of software tools that includes the Implementor, which helps to design and implement minimized on-chip signal capture probes quickly and efficiently; the Analyzer, which manages the captured data; and the Investigator, which relates the information back to the design, interpolates the data and displays a larger signal set.  The combination of these tools allows designers to have a single synchronized view for faster FPGA-based system validation and debug without endless re-synthesis and place and route.

Certus is available now from Veridae System

About Veridae Systems Inc.

Veridae Systems Inc. provides innovative debug and validation technology that enables engineers to bring complex systems and ICs from prototype to production while realizing significant savings in both cost and time to market.  Veridae is privately held, with technology spun out of research activity at the University of British Columbia (UBC).  The company was founded in 2009, and has corporate headquarters at #201-1545 West 8th Avenue, Vancouver, BC, V6J 1T5.  More information is available on the web at:

Leave a Reply

featured blogs
Jun 8, 2023
Learn how our EDA tools accelerate 5G SoC design for customer Viettel, who designs chips for 5G base stations and drives 5G rollout across Vietnam. The post Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer appeared first on New H...
Jun 8, 2023
Radial compressors, also known as radial fans or blowers, are primarily used for compression purposes. Radial blades attached to a rotating impeller draw air into the unit's center. They are well-suited for high-pressure applications, where their efficient design can sav...
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....

featured video

Efficient Top-Level Interconnect Planning and Implementation with Synopsys IC Compiler II

Sponsored by Synopsys

This video shows how IC Compiler II and Fusion Compiler enable intelligent planning and implementation of complex interconnects through innovative Topological Interconnect Planning technology - accelerating schedules and achieving highest QoR.

Learn More

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Inductive Position Sensors for Motors and Actuators
Sponsored by Mouser Electronics and Microchip
Hall effect sensors have been quite popular for a variety of applications for many years but inductive positions sensors can provide better accuracy, better noise immunity, can cost less,  and can reject stray magnetic fields. In this episode of Chalk Talk, Amelia Dalton chats with Mark Smith from Microchip about the multitude of benefits that inductive position sensors can bring to automotive, robotic and industrial applications. They also check out the easy to use kits that can help you get started using them for your next design.
Dec 19, 2022