industry news
Subscribe Now

Optimized development tool for NXP’s digital signal controller (DSC) architecture

Lauta (Germany) April 19, 2011 – PLS presents at ESC Silicon Valley Booth 2301 at multicore Expo, the latest Version of the Universal Debug Engine (UDE). UDE 3.0.7 is equipped with optimized test and debug functions for NXP’s LPC4300 highly integrated dual-core system-on-chip (SoC) family and offers unlimited dual-core debugging under a single user interface.

The LPC4300 family brings together an ARM Cortex-M4 with a Cortex-M0 to an asymmetrical dual-core digital signal controller (DSC) architecture. Both processors each operate with their own clock supply and their own power management. However, the communication takes place via a shared memory.

The JTAG/SWD interface – by which debugging on both cores is possible – is also shared. This requires an intelligent management of the on-chip resources from the debugger. With the UDE 3.0.7, for example, code breakpoints and watchpoints can be set directly in the program window or watch window of the respective Cortex-M. Furthermore, CoreSight diagnostic technologies such as serial wire viewer (SWV), instrumentation trace macrocell (ITM), and data watchpoint and trace (DWT) are extensively supported by the UDE 3.0.7. This guarantees the user a wide range of capabilities. An observation of systems while the application is running is achieved entirely without, or only a very small, change of the timing behavior. The recorded data can be graphically displayed in single form or in linked expressions. A time base for the display can be provided from the target or also from the host PC.

In addition, depending on the type, the new LPC4300 family also provides developers with various peripherals such as USB, CAN, Ethernet, LCD controller, PWM and ADC. These on-chip peripheral modules can be visualized and configured in the debugger at symbolic level in text form. Furthermore, a full Eclipse integration with complete cross debugger functionality is included in the comprehensive test and debug tool UDE 3.0.7.

The JTAG/SWD debug interface of the LPC4300 device is supported by the special JTAG extender of the Universal Access Device family (UAD2+/UAD3+) from PLS and enables a distance of several meters between target and host PC with high immunity against interferences. For LPC4300 developers, this means that the same proven tool is always available for application development, field testing and then later also in customer service.

PLS Programmierbare Logik & Systeme GmbH

PLS Programierbare Logik & Systeme GmbH, based in Lauta, Germany, was founded in 1990 by Thomas Bauch and Dr. Stefan Weisse. With its innovative modular test and development tools, the company has demonstrated for over two decades its position as an international technology leader in the field of debuggers, emulators and trace solutions for 16-bit and 32-bit microcontrollers. The software architecture of the Universal Debug Engine (UDE) guarantees optimal conditions for debugging SoC-based systems. For example, by means of the intelligent use of modern on-chip debugging and on-chip trace units, valuable functions such as profiling and code coverage are available for the system optimization. Furthermore, the associated Universal Access Device (UAD2/UAD3+) product family, with transfer rates of up to 3.5 MBytes/s and a wide range of interfaces, offers entirely new dimensions for fast and flexible access to multi-core systems. Important architectures such as TriCore, Power Architecture, XC2000/XE166, ARM, Cortex, SH-2A, XScale and C166/ST10 as well as simulation platforms of different vendors are supported. For further information about the company, please visit www.plsmc.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

FleClear: TDK’s Transparent Conductive Ag Film
Sponsored by Mouser Electronics and TDK
In this episode of Chalk Talk, Amelia Dalton and Chris Burket from TDK investigate the what, where, and how of TDK’s transparent conductive Ag film called FleClear. They examine the benefits that FleClear brings to the table when it comes to transparency, surface resistance and haze. They also chat about how FleClear compares to other similar solutions on the market today and how you can utilize FleClear in your next design.
Feb 7, 2024
12,302 views