industry news
Subscribe Now

Agilent Technologies’ Latest GoldenGate RFIC Simulation Software Raises the Bar on Performance and Usability

SANTA CLARA, Calif., March 10, 2011 – Agilent Technologies Inc. (NYSE: A) today announced the latest release of its RFIC simulation, verification and analysis software – GoldenGate version 2011

This release enhances Agilent’s leadership in advanced-node RFIC design with improved performance, fast mismatch analyses for analog/RF applications and a new easy-to-use graphical user interface. The release also extends the software’s RFIC analysis to more easily incorporate package and board effects. 

“There are various ways to approach performance enhancements,” said Paul Colestock, product planning and marketing manager with Agilent’s EEsof EDA organization. “Agilent’s approach is to provide continuous improvement on the circuits that our customers care most about. GoldenGate 2011 stays true to that heritage.”

Agilent’s GoldenGate version 2011 software delivers the following updates for RF design analysis: 

  • Carrier-analysis improvements that deliver significantly better scalability and performance on multicore CPUs, further extending Agilent’s RF performance leadership.
  • Dramatically improved performance of carrier and SSNA noise analyses.
  • Fast yield-contributor analyses for RF and analog/mixed-signal designers, including DC, AC and oscillator analysis.
  • Enhanced fast circuit-envelope analysis that accelerates RF functional path simulations by an order of magnitude or more, with broader support for RFIC-centric source configurations for models including memory effects.
  • An enhanced crystal oscillator convergence option that reduces the frustration of simulating crystal oscillators. 

GoldenGate version 2011 boasts a number of improvements for wireless design verification. Fast mismatch analysis dramatically accelerates the block and functional path verification that RFIC designers perform every day, without loss of accuracy, including new support for Cadence corners tool. 

The updated adslib for the GoldenGate library now includes delay-defined transmission lines and Philips-TU Delft standard/user-defined bondwire models. Using this, engineers can simulate more of their designs by including RF package and board effects. Additionally, by closing the loop between system and circuit designers using the new SystemVue and GoldenGate links and flows, designers can greatly accelerate system-level verification of RFICs. 

Agilent’s GoldenGate version 2011 also improves both the tool’s usability and in turn, user productivity. A new tree/tabbed graphical user interface for the Cadence Analog Design Environment, for example, eases the configuration of RF analyses and environment/options selection.

About GoldenGate

GoldenGate is the most trusted simulation, verification and analysis solution available for integrated RF circuit design within the Cadence Virtuoso design flow. Its unique simulation algorithms are optimized for the demands of today’s complex RF circuit designs, enabling full characterization of complete transceivers prior to tape-out. GoldenGate is part of Agilent’s RFIC simulation, analysis and verification solution that also includes Momentum for 3-D planar electromagnetic simulation, Ptolemy wireless test benches for system-level verification, and the Advanced Design System data display for advanced data analysis. This suite links the RF system, subsystem, and component-level design and analysis as part of a unique and comprehensive RFIC design flow. GoldenGate is fully compatible with Cadence IC5 and IC6 platforms.

U.S. Pricing and Availability 

Agilent’s GoldenGate version 2011 is available now, with a starting price of just under $25,000.

For more information on GoldenGate version 2011, go to www.agilent.com/find/eesof-goldengate2011. An image of the software is available at www.agilent.com/find/eesof-GoldenGate2011_images. To request a demo of GoldenGate version 2011, visit www.agilent.com/find/eesof-goldengate-demo-pr.

Agilent will demonstrate its newest design and test innovations for advanced RF and microwave research, development and manufacturing at the 2011 IEEE MTT-S International Microwave Symposium, June 7-9, at the Baltimore Convention Center, Booth 813. Attendees will be able to join Agilent and its solution partners on Agilent Avenue  to connect expert to expert with leaders in the industry.

About Agilent EEsof EDA Software 

Agilent EEsof EDA is the leading supplier of electronic design automation software for microwave, RF, high-frequency, high-speed digital, RF system, electronic system level, circuit, 3-D electromagnetic, physical design and device-modeling applications. More information is available at www.agilent.com/find/eesof.

About Agilent Technologies

Agilent Technologies Inc. (NYSE: A) is the world’s premier measurement company and a technology leader in chemical analysis, life sciences, electronics and communications. The company’s 18,500 employees serve customers in more than 100 countries. Agilent had net revenues of $5.4 billion in fiscal 2010. Information about Agilent is available at www.agilent.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC32CX-BZ2 and WBZ451 Multi-Protocol Wireless MCU Family
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Shishir Malav from Microchip explore the benefits of the PIC32CX-BZ2 and WBZ45 Multi-protocol Wireless MCU Family and how it can make IoT design easier than ever before. They investigate the components included in this multi-protocol wireless MCU family, the details of the software architecture included in this solution, and how you can utilize these MCUs in your next design.
May 4, 2023
40,786 views