industry news
Subscribe Now

Altera Delivers Industry’s First Interface Targeting MoSys’s Serial, High-Density Bandwidth Engine Device

San Jose, Calif., February 8, 2011—Altera Corporation (Nasdaq: ALTR) today announced it successfully completed interoperability testing between its Stratix® IV GT FPGA and the Bandwidth Engine® device from MoSys in a serial memory application. Stratix IV GT FPGAs leverage the GigaChip™ Interface to interoperate with MoSys’s Bandwidth Engine device, providing designers of 100G wireline applications, such as traffic management and packet processing, a high-performance, high-bandwidth memory solution. With its Stratix IV GT FPGA, Altera is the first FPGA vendor to deliver device support for the GigaChip Interface.

Altera is a founding member of the MoSys GigaChip Alliance, which includes semiconductor companies collaborating to enable highly efficient serial chip-to-chip communications in next-generation, high-performance networking, computing and storage systems. The GigaChip Interface leverages transceiver technology to deliver breakthrough chip-to-chip communications performance. MoSys utilized the Stratix IV GT FPGA in the development of the GigaChip Interface as a result of the timely availability of Altera’s high-performance transceiver technology.

“The GigaChip Interface represents a bandwidth density performance increase of 4X over DDR-type interfaces, while reducing system power and interface costs by 2X to 3X,‎ said David DeMaria, vice president of business operations at MoSys. “Our goal is to make it an open industry standard to enable highly efficient chip-to-chip communications, and we are pleased to announce the industry’s first interoperability with Altera. The transceiver technology featured in Stratix IV GT FPGAs provides MoSys an ideal platform for implementing the Bandwidth Engine interface and controller. Altera’s proven transceiver technology combined with its Stratix IV GT FPGAs enables us to deliver to customers today a high-performance serial memory solution targeting next-generation networking systems.”

The GigaChip Interface is a short-reach, low-power serial interface, which enables highly efficient, high-bandwidth, low-latency performance. Stratix IV GT FPGAs support the GigaChip Interface through the device’s soft memory controller, which provide maximum design flexibility, and the device’s 11.3 Gbps transceivers. Supporting the GigaChip Interface within Stratix IV GT FPGAs enables customers to increase system performance, while minimizing board costs and pin counts.

“Incorporating the GigaChip Interface puts Altera in an exceptional position to address the market’s transition to 100G and beyond,” said Luanne Schirrmeister, senior director of component product marketing at Altera. “This interoperability demonstrates to wireline customers that we’re committed to delivering the highest performance solutions in the market.”


Stratix IV GT FPGAs are currently shipping in volume production. Contact your Altera® sales representative for pricing. Additional information regarding Stratix IV FPGAs can be found at MoSys’s Bandwidth Engine devices are sampling now. Additional information regarding the Bandwidth Engine and the GigaChip Interface can be found at

About Altera

Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera’s FPGACPLD and ASIC devices at Follow Altera via FacebookRSS and Twitter.

Leave a Reply

featured blogs
Nov 24, 2020
In our last Knowledge Booster Blog , we introduced you to some tips and tricks for the optimal use of the Virtuoso ADE Product Suite . W e are now happy to present you with some further news from our... [[ Click on the title to access the full blog on the Cadence Community s...
Nov 23, 2020
It'€™s been a long time since I performed Karnaugh map minimizations by hand. As a result, on my first pass, I missed a couple of obvious optimizations....
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...
Nov 20, 2020
[From the last episode: We looked at neuromorphic machine learning, which is intended to act more like the brain does.] Our last topic to cover on learning (ML) is about training. We talked about supervised learning, which means we'€™re training a model based on a bunch of ...

featured video

AI SoC Chats: Scaling AI Systems with Die-to-Die Interfaces

Sponsored by Synopsys

Join Synopsys Interface IP expert Manmeet Walia to understand the trends around scaling AI SoCs and systems while minimizing latency and power by using die-to-die interfaces.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Keys to quick success using high-speed data converters

Sponsored by Texas Instruments

Whether you’re designing an aerospace system, test and measurement equipment or automotive lidar AFE, hardware designers using high-speed data converters face tough challenges with high-frequency inputs, outputs, clock rates and digital interface. Issues might include connecting with your field-programmable gate array, being confident that your first design pass will work or determining how to best model the system before building it. In this article, we take a look at each of these challenges.

Click here to download the whitepaper

Featured Chalk Talk

0 to 112 (Gbps PAM4) in 5 Seconds

Sponsored by Samtec

With serial connections hitting 112Gbps, we can’t mess around with our interconnect. We need engineered solutions that will keep those eyes open and deliver the signal integrity we need in our high-speed designs. In this episode of Chalk Talk, Amelia Dalton talks with Matt Burns of Samtec about the interconnect options for speeds up to 112Gbs, and Samtec’s Flyover interconnect technology.

Click here to download the Silicon-to-Silicon Solutions Guide