industry news
Subscribe Now

Technical Education on Digital Signal Processing, FPGAs and Embedded Processors

Starnberg, August 31, 2010 – qaqadu event gmbh, expert for technical education, again offers technical short courses on engineering topics starting in October 2010. Thus meeting the further increasing demand for information on topics such as digital signal processing and FPGAs (Field Programmable Gate Arrays), qaqadu will present the following courses: FPGAs for embedded processors (October 12-14, 2010). DSP for FPGAs (November 16-19, 2010), and DSP Theory, Algorithms and Architectures (December 7-10, 2010). The courses are going to take place in Munich, Germany. The instruction language is English.

Special attention is paid to practical experience; after each presentation a hands-on session will follow in which attendees will be able to simulate and implement the structures and architectures introduced. All attendees will receive electronic and printed versions of the teaching materials. A DVD containing all the simulation models used during the course will also be distributed. The comprehensive set of notes and examples is suited for in depth study after the course This course will be led by the team of Professor Robert W. Stewart and integrates presentations and design sessions from other experienced design engineers from Steepest Ascent. The instructors have successfully offered courses worldwide such as at the University of California, Los Angeles (UCLA) and at the Institute for System Level Integration (ISLI).

FPGAs for Embedded Processors

The course FPGAs for Embedded Processors, held on October 12-14, 2010, will provide attendees with a comprehensive overview of how embedded styled systems can be implemented within a Field Programmable Gate Array (FPGA) and discuss how FPGAs can be used as a platform for System-on-Chip (SoC) styled designs. An introduction to FPGAs and their DSP capabilities will be presented along with a detailed overview of the embedded processor and connectivity options that are available. The course has a significant practical element to show to the attendees how to implement simple hybrid software/hardware DSP algorithms. Attendees will develop existing Intellectual Property (IP) cores into hardware co-processors and combine these with soft processor cores using the various connectivity options available. Hardware/software debugging techniques will also be presented and demonstrated.
http://www.hightech-events.com/event/4/FPGAs-and-Embedded-Processors

DSP for FPGAs

The intensive 4-day DSP for FPGAs course is going to take place from November 16-19, 2010, and it is going to present and examine the use of FPGAs for DSP algorithms, applications and architectures. This course will feature the entire software design flow from concept, to bit true simulation, to actual hardware implementation on a Xilinx Virtex II Pro device. The course has been carefully designed to present the complex mathematical theory often associated with DSP in an intuitive and straightforward style.
http://www.hightech-events.com/event/1/DSP-for-FPGAs

DSP – Theory, Algorithms and Architectures

The syllabus of the four day course Digital Signal Processing (December 7-10, 2010) spans all the way from the basics of signal processing and the generic DSP system via frequency domain analysis, digital filtering, DSP software/hardware, DSP audio/baseband processing, signal (audio) source coding, adaptive DSP algorithms, computationally efficient DSP linear systems, digital communications, DSP for mobile and wireless down to DSP (software) enabled radio architectures and DSP on FPGAs. The complex mathematical theory associated with digital signal processing is presented in an intuitive and straightforward style. The following prior experience is useful but not essential: programming principles, electrical engineering principles, Bachelor level mathematics.
http://www.hightech-events.com/event/2/Digital-Signal-Processing

Dates:

FPGAs and Embedded Processors | October 12-14, 2010 in Munich (Germany)
DSP for FPGAs | November 16-19, 2010 in Munich (Germany)
DSP Theory, Algorithms and Architectures | December 7-10, 2010 in Munich (Germany)

Further information and syllabus are available at http://www.hightech-events.com
Registration form download at: http://www.hightech-events.com/pdf/downloads/course-registration-form.pdf

About qaqadu event gmbh

The qaqadu event gmbh offers professional education with technical trainings, seminars and trade shows. In addition to providing and hosting events as technical courses, the MOST Forum and the automotive roadshow, the Starnberg based specialists in event management also support companies in organizing their events. The offered services reach from conception and planning through organization and marketing up to the realization of the event.

About Steepest Ascent

Steepest Ascent provides digital signal processing solutions in the form of consultancy services, training courses and simulation products. They have built a successful business on their extensive knowledge of DSP, particularly in the area of digital communications. Steepest Ascent has a blue chip client list and the customers have benefited greatly from their capabilities in system level design, software development, digital hardware design / implementation and on-site training. Steepest Ascent simulation products include software libraries for 3G, CDMA2000, Adaptive DSP and automatic HDL code generation. For more information see http://www.steepestascent.com.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Portenta C33
Sponsored by Mouser Electronics and Arduino and Renesas
In this episode of Chalk Talk, Marta Barbero from Arduino, Robert Nolf from Renesas, and Amelia Dalton explore how the Portenta C33 module can help you develop cost-effective, real-time applications. They also examine how the Arduino ecosystem supports innovation throughout the development lifecycle and the benefits that the RA6M5 microcontroller from Renesas brings to this solution.  
Nov 8, 2023
22,763 views