industry news
Subscribe Now

Evatronix USB-IF verified USB 3.0 Device Controller achieves over 430 mb/s

Grenoble, France, December 4th, 2009 – The silicon Intellectual Property (IP) provider, Evatronix SA, announced today the successful release of its SuperSpeed USB 3.0 Device controller, which boasts of the industry’s highest throughput value of over 430 MB/s. The controller has also successfully passed all available USB-IF verification tests with certified xHCI host controllers from NEC®- and Fresco Logic. Both these features are showcased during the currently ongoing IP-ESC Conference in Grenoble, France.

The Evatronix SuperSpeed USB 3.0 Device controller (USBSS-DEV) has been designed to meet the requirements of the USB specification for SuperSpeed peripheral controllers in its most current version – 1.0. The controller implements the OCP socket as the primary interface for both microprocessor and memory. Wrappers for popular system bus interfaces are available as a part of the delivery.

The USBSS-DEV reaches over 430 MB/s of throughput when implemented in a Xilinx Virtex5 FPGA with CPU and Ellisys USB protocol analyzers running, which is 94% of the maximum value you can achieve in pure hardware bursts with no CPU or software overhead.

The Evatronix controller has also been verified with both USB-certified xHCI hosts from NEC and Fresco Logic, as well as has passed all SuperSpeed USB 3.0 compliance tests included in chapter 9 of the USB specification. The USB controller is targeted for USB Peripheral Device compliance tests, which should be launched by the USB-IF in Q1 2010.

The Evatronix SuperSpeed USB 3.0 Device controller is available for straightforward implementation into FPGA devices, which allows early adopters to have programmable prototypes of the USB 3.0 device available prior to going to costly ASIC technologies.

„Our latest release of the SuperSpeed USB 3.0 Peripheral Device controller shows our constant drive to offer the latest improvements in this highly popular technology to early adopters”, said Dariusz Kaczmarczyk, USB Product Line Manager at Evatronix. „We are currently offering a working single chip FPGA solution that implements the SuperSpeed USB 3.0 Controller with least CPU overhead. This is a great opportunity for our customers to develop applications that will utilize the high speed edge of USB 3.0 to the highest possible extent”

About Evatronix

Evatronix SA, founded in 1991 in Poland, develops electronic virtual components (IP cores) along with complementary software and supporting development environments. The company also provides electronic design services. Product lines cover a multitude of solutions from interface controllers and microprocessors to integrated application platforms.Evatronix IP cores are available directly or through the sales network of its strategic distribution partner, CAST, Inc.Evatronix is headquartered in Bielsko-Biala, Poland, and employs over 75 engineers.For more information about the company please visit the company’s web site at www.evatronix-ip.com or contact Jacek Duda at +48322311171 ext. 22 orjacek.duda@evatronix-ip.com.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Advancements in Motor Efficiency Enables More Sustainable Manufacturing
Climate change is encouraging the acceleration of sustainable and renewable manufacturing processes and practices and one way we can encourage sustainability in manufacturing is with the use of variable speed drive motor control. In this episode of Chalk Talk, Amelia Dalton chats with Maurizio Gavardoni and Naveen Dhull from Analog Devices about the wide ranging benefits of variable speed motors, the role that current feedback plays in variable speed motor control, and how precision measurement solutions for current feedback can lead to higher motor efficiency, energy saving and enhanced sustainability.
Oct 19, 2023
26,527 views