industry news
Subscribe Now

Synopsys TetraMAX ATPG cuts test development schedule at Arrow Electronics

Multicore processing speeds runtime by 3X, accelerates time-to-quality

MOUNTAIN VIEW, Calif., November 3, 2009 – Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Arrow Electronics successfully deployed Synopsys’ TetraMAX(R) automatic test pattern generation (ATPG) with multicore processing to significantly reduce the time needed to generate high quality manufacturing tests. Stringent quality goals combined with increasing design complexity stimulated the need to improve ATPG performance at Arrow. By utilising TetraMAX ATPG’s multicore processing capability on their quad-core compute servers, Arrow’s Custom Logic Solution (CLS) ASIC design engineers cut more than a week from their test development time for a 30 million-gate system-on-chip, meeting their test quality goals ahead of schedule.

“To meet Arrow’s quality goals, our CLS ASIC designers rely on at-speed manufacturing tests that can take days to generate,” said Erich Van Stralen, ASIC test team manager at Arrow Electronics. “For our latest project, we used TetraMAX ATPG running on quad-core machines, which reduced test pattern generation time to less than 24 hours with no impact on fault coverage. We now consider the Synopsys multicore ATPG capability essential to meeting our quality goals on time.”

Generating deep-submicron tests on a single processor core can take weeks or longer, especially for very large designs. TetraMAX’s multicore processing capability employs algorithms to ensure that runtime performance scales well with the number of processor cores used, speeding ATPG runtime on eight cores, for example, by six times or more. Built into the Galaxy(TM) Implementation Platform to eliminate time-consuming iterations between synthesis, scan insertion and physical implementation, DFTMAX(TM) compression and TetraMAX ATPG provide designers with a comprehensive solution for meeting their most challenging quality and cost goals for test.

“Design engineers are under pressure to deliver increasingly complex products to market in less time but with higher quality,” said Gal Hasson, senior director of marketing for synthesis and test at Synopsys. “TetraMAX’s multicore processing capability accelerates test pattern generation, enabling customers, such as Arrow Electronics, to meet their test development schedules in the presence of increasingly challenging test requirements.”

About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time to results. These technology leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

 

 

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Advanced Gate Drive for Motor Control
Sponsored by Infineon
Passing EMC testing, reducing power dissipation, and mitigating supply chain issues are crucial design concerns to keep in mind when it comes to motor control applications. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon explore the role that MOSFETs play in motor control design, the value that adaptive MOSFET control can have for motor control designs, and how Infineon can help you jump start your next motor control design.
Feb 6, 2024
12,618 views