fish fry
Subscribe Now

IC Imagination and Dreaming in Drones

efabless’ On Demand IP and MIT’s Design Your Own Drone Program

How many engineers does it take to turn chip design on its head? Just one. In this week’s episode of Fish Fry, we take a closer look at how efabless plans to change the face of the semiconductor industry – one integrated circuit at a time. efabless CEO Mike Wishart joins us to discuss the details of their new online community, how they adapted the app store model for the semiconductor world, and how you can participate in their IP development challenge. Also this week, we look at MIT’s new Design Your Dream Drone program and check out how you can get started with this super cool new program.


 

Download this episode (right click and save)

Links for December 23, 2016

More information about efabless

Design your dream drone with MIT’s program

Design Your Own Drones (Video – CSAIL)

Design Your Own Drone code (Github)

Leave a Reply

featured blogs
Aug 12, 2022
Relive Design Automation Conference (DAC) 2022 with intern Samir Banerjee, including the latest on cloud EDA tools, climate action, and diversity in engineering. The post Reflecting on the 59th Design Automation Conference (DAC) appeared first on From Silicon To Software....
Aug 11, 2022
Speed increase requirements keep on flowing by in all the domains surrounding us . The s ame applies to memory storage too . Earlier mobile devices used eMMC based flash storage, which was a significantly slower technology. With increased SoC processing speed, pairing it with...
Jul 27, 2022
It's easy to envisage a not-so-distant future when sophisticated brain-computer interfaces become available for general-purpose infotainment use....

featured video

Synopsys 112G Multi-Protocol PHY IP and Amphenol 2m DAC & Examax Interoperability

Sponsored by Synopsys

See the Synopsys Multi-Protocol 112G PHY IP for long and medium reach interoperating with Amphenol's cable system, showing excellent BER and a path towards 224G connectivity.

Learn More

featured chalk talk

Machine-Learning Optimized Chip Design -- Cadence Design Systems

Sponsored by Cadence Design Systems

New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.

Click here for more information about Cerebrus Intelligent Chip Explorer