fish fry
Subscribe Now

Less Silicon, More Brain

The 2016 MEMS and Sensors Executive Congress

It all started in 1976 with a pressure control sensor in an automotive design. The sensor revolution began, and we had no idea that in forty short years we would be looking at sensors and MEMS-enabled systems that would drive around thirty million connected devices. In this week’s Fish Fry, we bring you the coolest innovations and groundbreaking designs from this year’s MEMS Executive Congress in Scottsdale Arizona. We’ve got a selection of interviews from the Technology Showcase including a new always-on piezoelectric MEMS microphone, a biometric gaming application that uses real-time biometric data, the world’s first SmartCase with built-in microprocessing technology, and much more.


 

Download this episode (right click and save)

Links for November 11, 2016

More information about the MEMS and Sensors Executive Congress

More information about Vesper

More information about Valencell

More information about IDT – Integrated Device Technology

More information about i-BLADES

3 thoughts on “Less Silicon, More Brain”

  1. Pingback: DMPK

Leave a Reply

featured blogs
Nov 30, 2023
No one wants to waste unnecessary time in the model creation phase when using a modeling software. Rather than expect users to spend time trawling for published data and tediously model equipment items one by one from scratch, modeling software tends to include pre-configured...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Product Blocked by Supply Chain Woes? Digi XBee® RR to the Rescue!
Sponsored by Mouser Electronics and Digi
In this episode of Chalk Talk, Amelia Dalton and Quinn Jones from Digi investigate the benefits that the Digi XBee RR wireless modules can bring to your next design. We also take a closer look at the migration path from Digi XBee 3 to XBee RR, the design aspects you should keep in mind when moving from the Digi XBee 3 to the RR and how the Digi XBee Multi-programmer can help you get exactly the configuration you need in your next design.
Feb 1, 2023
35,100 views