fish fry
Subscribe Now

Accuracy in Motion

Health, Fitness, and the Future of Wearable Technology

We all want to trust that our wearable device is measuring our health and fitness accurately, but what does that truly mean? In this week’s Fish Fry, Dr. Steven LeBoeuf (President – Valencell) and I discuss the forces driving the wearable market today, what the future holds for wearable technology, and why he thinks inaccuracy and “death by discharge” are two of the biggest design challenges facing wearable technology designers today. Also this week, we check out how you can enter the MEMS & Sensors Technology Showcase at this year’s MEMS Executive Congress and how Cadence Design Systems’ new Virtuoso ADE Product Suite can address the different requirements and challenges for your team’s analog design tools.


 

Download this episode (right click and save)

Links for August 12, 2016

More information about Valencell

More information about the 2016 MEMS Executive Congress

Enter your design in the MEMS & Sensors Technology Showcase

New Episode of Chalk Talk: Introduction to the New Virtuoso ADE Product Suite

 

Leave a Reply

featured blogs
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Universal Verification Methodology Coverage for Bluespec RISC-V Cores

Sponsored by Synopsys

This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, Synopsys verification solutions, and a RISC-V processor core from Bluespec.

Click to read more

featured chalk talk

Littelfuse Protection IC (eFuse)
If you are working on an industrial, consumer, or telecom design, protection ICs can offer a variety of valuable benefits including reverse current protection, over temperature protection, short circuit protection, and a whole lot more. In this episode of Chalk Talk, Amelia Dalton and Pete Pytlik from Littelfuse explore the key features of protection ICs, how protection ICs compare to conventional discrete component solutions, and how you can take advantage of Littelfuse protection ICs in your next design.
May 8, 2023
27,254 views