fish fry
Subscribe Now

Locked Up Tight

Security in the New Age of IoT

The recent data breach at VTech brought IoT security issues roaring back into mainstream media, but here at EEJournal we’ve been tackling the perils of IoT security for years. In this week’s Fish Fry, we welcome John Sirianni from Webroot to discuss the current landscape of IoT security, the specific challenges facing OEMs and system engineers when designing Industrial IoT applications, and why he thinks the number of IoT security breaches is increasing. Also this week, we take a look at a groundbreaking new algorithm developed by MIT’s Computer Science and Artificial Intelligence Lab that hopes to solve the not so age-old question: “Is this selfie any good?”

 

 

Download this episode (right click and save)

Links for December 18, 2015

More information about Webroot

More information about LaMEM (Large-scale Image Memorability)

Understanding and Predicting Image Memorability at a Large Scale (whitepaper)

LaMEM Demo 

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

Darrin Billerbeck, CEO – Lattice Semiconductor

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Andy Pease, CEO – QuickLogic

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Jeff Waters, VP and General Manager – Altera

Simon Davidmann, CEO – Imperas

Ted Miracco, CEO – SmartFlow Compliance Solutions

Cees Links – GreenPeak Technologies

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...