fish fry
Subscribe Now

For the Love of Innovation

Crossbar’s RRAM and Raspberry Pi 2 Model B

In this week’s Fish Fry, we’re talking about our love of innovation big and small. From Crossbar’s recent breakthrough in non-volatile RRAM memory technology to the latest news from the land of Raspberry Pi. My first guest is Sagar Jethani from Element14. Sagar is here to give us the goods on the new Raspberry Pi 2 Model B. Wondering how this new Pi compares with the Pis of the past? Curious about its quad cores and how your model B+ accessories will work with this new model? Never fear, Sagar will answer all of these questions and more! My next guest is Sylvain Dubois from Crossbar. Sylvain gives us an update on the non-volatile memory landscape, and how Crossbar managed to get rid of two major obstacles plaguing alternative memory technology today. Also this week, we celebrate our love (or hate, as the case may be) of analog components, and we’ll tell you how to make your next analog output design easier.


 

Download this episode (right click and save)

Links for February 13, 2015

More information about the Raspberry Pi 2 Model B

Crossbar Unveils Another Breakthrough Innovation Behind Its Ultra-High Density 3D RRAM Solutions at IEDM 2014

More information about Crossbar

New Episode of Chalk Talk – Accelerating Your Analog Output Design

Click here to enter to win the Analog Output Design Accelerator Kit Contest courtesy of Maxim. (from Feb 9 until March 6).

Leave a Reply

featured blogs
Nov 21, 2019
Many of these sayings were already known to me, but there are a lot I've never heard before....
Nov 21, 2019
Edge card connectors — or are they card edge connectors? — are a popular design option. That’s because they make it easy to plug and unplug a mating card that may require more cycling than standard PCBs, and because the socket allows for relatively easy syst...
Nov 20, 2019
During ICCAD earlier in the month, there was the 2nd WOSET, which stands for Workshop on Open-Source EDA Technology. I wasn't there but Anton Klotz, who runs the Cadence Academic Network in... [[ Click on the title to access the full blog on the Cadence Community site. ...
Nov 18, 2019
By Srinivas Velivala – Mentor, A Siemens Business MaxLinear implemented the Calibre RealTime Digital interface for fast, iterative signoff DRC during P&R, and shaved weeks off tapeout schedules while meeting PPA targets. Learn how they did it… At the 2019 TSM...
Nov 15, 2019
[From the last episode: we looked at how intellectual property helps designers reuse circuits.] Last week we saw that, instead of creating a new CPU, most chip designers will buy a CPU design '€“ like a blueprint of the CPU '€“ and then use that in a chip that they'€™re...