fish fry
Subscribe Now

Shifting Left

Designing Code, Breaking Code, and the Verification in Between

Like the venerable Kenny Rogers once said, “You have to know when to hold ‘em, know when to fold ‘em…” In the verification game, much is the same. You have to know how to make the code, and you have to know how to break it. In this week’s Fish Fry, David Hsu (Synopsys) joins us to discuss the challenges of static verification and formal verification, how to “shift left”, and how to make code just to break it. Also this week, we investigate how hierarchical timing analysis may solve your sign-off timing troubles once and and for all.


 

Download this episode (right click and save)

Links for September 19, 2014

More information about Next-Generation Static and Formal Verification Solutions 

Synopsys Bridges Design and Verification with Next-Generation Static and Formal Technology for Verification Compiler

New Episode of Chalk Talk – Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

More information about X-fest

Register for X-fest


Leave a Reply

featured blogs
Sep 18, 2020
You might have noticed that Cadence has changed its website, its colours, its message. We have also changed the name of our user conference, what used to be CDNLive EMEA has become CadenceLIVE... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Sep 18, 2020
[From the last episode: We put the various pieces of a memory together to show the whole thing.] Before we finally turn our memory discussion into an AI discussion, let'€™s take on one annoying little detail that I'€™ve referred to a few times, but have kept putting off. ...
Sep 17, 2020
VITA, PICMG, COM-HPCTM, COM Express®, MicroSAM®, and MicroTCA® are all developing standards or updating with new additions and Samtec is moving along with them. Samtec’s involvement in standards has grown over the years, and there are no signs of that slowing down. B...
Sep 16, 2020
In addition to the Great Highland (Scottish) bagpipes, the Uilleann (Irish) bagpipes, and the Northumbrian (English) bagpipes, there are myriad other offerings spanning the globe....

Featured Video

AI SoC Chats: Host Processor Interconnect IP for AI Accelerators

Sponsored by Synopsys

To support host-to-AI accelerator connectivity, AI chipsets can use PCI Express, CCIX, and/or CXL, and each have their benefits. Learn how to find the right interconnect for your AI SoC design.

Click here for more information about DesignWare IP for Amazing AI

Featured Paper

The Cryptography Handbook

Sponsored by Maxim Integrated

The Cryptography Handbook is designed to be a quick study guide for a product development engineer, taking an engineering rather than theoretical approach. In this series, we start with a general overview and then define the characteristics of a secure cryptographic system. We then describe various cryptographic concepts and provide an implementation-centric explanation of physically unclonable function (PUF) technology. We hope that this approach will give the busy engineer a quick understanding of the basic concepts of cryptography and provide a relatively fast way to integrate security in his/her design.

Click here to download the whitepaper

Featured Chalk Talk

Mindi Analog Simulator

Sponsored by Mouser Electronics and Microchip

It’s easy to go wrong in the analog portion of your design, particularly if you’re not an analog “expert.” Electrical simulation can help reduce risk and design re-spins. In this episode of Chalk Talk, Amelia Dalton chats with Rico Brooks of Microchip about the MPLAB Mindi tool, and how it can help reduce your design risk.

Click here for more information about MINDI Analog Simulator.