EEJournal

fish fry
Subscribe Now
June 6, 2014

Baby Got DAC

The Design Automation Conference Returns to the City by the Bay
by Amelia Dalton

Do you know the way to San Francisco? Do you know the way to rows and rows of obscure interesting and innovative point tools? In this week’s Fish Fry, we examine two sides of the multi-faceted ecosystem that is the Design Automation Conference – EDA and IC. On the EDA side, we chat with Chris Porter and Salem Kapetanovic from IBM about how EDA can leverage the Cloud in a whole new way. On the integrated circuit side of DAC life, we chat with eSilicon CEO Jack Harding about how eSilicon is bringing eCommerce to IC design and why IP MarketPlace should be your next stop on the way to GDS11. Also this week, we unveil Amelia’s top five things you may have missed at DAC. (Spoiler alert: DAC Attendees apparently don’t know how to play Jenga™.)


Download this episode (right click and save)


Links for June 6, 2014

More information about DAC 2014

Fish Fry coverage of DAC 2013 – Let’s Get this DAC Party Started

EE Journal On the Scene: Synopsys DesignWare IP Prototyping Kit Demo at DAC 

EE Journal On The Scene: Open Text at DAC

EE Journal On The Scene: Altium at DAC

More information about IBM Platform Computing

More information about eSilicon

eSilicon adds IP to its suite of online SoC automation tools

eSilicon adds GDSII handoff to suite of online SoC automation tools

Leave a Reply

featured blogs
Bluetoooth LE Audio, Hearing Aids, and Mindtree
Sep 28, 2022
You might think that hearing aids are a bit of a sleepy backwater. Indeed, the only time I can remember coming across them in my job at Cadence was at a CadenceLIVE Europe presentation that I never blogged about, or if I did, it was such a passing reference that Google cannot...
More from Cadence...
It’s Time to Look at Jupiter!
Sep 22, 2022
On Monday 26 September 2022, Earth and Jupiter will be only 365 million miles apart, which is around half of their worst-case separation....
More from Max's Cool Beans...
How to Design Safe, Appealing, Functional Automotive Lighting Systems
Sep 22, 2022
Learn how to design safe and stylish interior and exterior automotive lighting systems with a look at important lighting categories and lighting design tools. The post How to Design Safe, Appealing, Functional Automotive Lighting Systems appeared first on From Silicon To Sof...
More from Synopsys...

featured video

PCIe Gen5 x16 Running on the Achronix VectorPath Accelerator Card

Sponsored by Achronix

In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t FPGA is one of the first FPGAs that can natively support this interface within its PCIe subsystem. Speedster7t FPGAs offer a revolutionary new architecture that Achronix developed to address the highest performance data acceleration challenges.

Click here for more information about the VectorPath Accelerator Card

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

"Scalable Power Delivery" for High-Performance ASICs, SoCs, and xPUs

Sponsored by Infineon

Today’s AI and Networking applications are driving an exponential increase in compute power. When it comes to scaling power for these kinds of applications with next generation chipsets, we need to keep in mind package size constraints, dynamic current balancing, and output capacitance. In this episode of Chalk Talk, Mark Rodrigues from Infineon joins Amelia Dalton to discuss the system design challenges with increasing power density for next generation chipsets, the benefits that phase paralleling brings to the table, and why Infineon’s best in class transient performance with XDP architecture and Trans Inductor Voltage Regulator can help power  your next high performance ASIC, SoC or xPU design.

Click here for more information about computing and data storage from Infineon