fish fry
Subscribe Now

Baby Got DAC

The Design Automation Conference Returns to the City by the Bay

Do you know the way to San Francisco? Do you know the way to rows and rows of obscure interesting and innovative point tools? In this week’s Fish Fry, we examine two sides of the multi-faceted ecosystem that is the Design Automation Conference – EDA and IC. On the EDA side, we chat with Chris Porter and Salem Kapetanovic from IBM about how EDA can leverage the Cloud in a whole new way. On the integrated circuit side of DAC life, we chat with eSilicon CEO Jack Harding about how eSilicon is bringing eCommerce to IC design and why IP MarketPlace should be your next stop on the way to GDS11. Also this week, we unveil Amelia’s top five things you may have missed at DAC. (Spoiler alert: DAC Attendees apparently don’t know how to play Jenga™.)


Download this episode (right click and save)


Links for June 6, 2014

More information about DAC 2014

Fish Fry coverage of DAC 2013 – Let’s Get this DAC Party Started

EE Journal On the Scene: Synopsys DesignWare IP Prototyping Kit Demo at DAC 

EE Journal On The Scene: Open Text at DAC

EE Journal On The Scene: Altium at DAC

More information about IBM Platform Computing

More information about eSilicon

eSilicon adds IP to its suite of online SoC automation tools

eSilicon adds GDSII handoff to suite of online SoC automation tools

Leave a Reply

featured blogs
Nov 29, 2023
Cavitation poses a formidable challenge to modern boat design, especially for high-speed sailing vessels participating in events like America's Cup , Vendee Globe , and Route du Rhum . Hydrofoils, in particular, are susceptible to cavitation, which can cause surface dama...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
6,661 views