fish fry
Subscribe Now

A Tale of Two Tools

It was the best of tools, it was the worst of tools, it was the age of verification, it was the age of RTL power estimation. As we navigate through these tumultuous times of electronic design, we need a design tool compass to help show us the way and Fish Fry is here to set the course. Frank Schirrmeister (Cadence Design Systems) and I hunt for the deep dark secrets of ARM-based design verification and examine how Cadence’s Palladium Emulation system fits into the verification landscape. Norman Chang (VP – Ansys) and I dip into the murky waters of ESD and together we swim toward a new solution that can make the most troublesome paths in our designs a little easier to navigate.  

 

 

Listen to this episode

Download this episode (right click and save)

Links for March 14, 2014

More information about CDNLive 2014

Cadence Expands ARM-based System Verification Solution,
Reducing Time-to-Market for Mobile, Networking and Server Applications

More information about Ansys

Watson’s new computational creativity 

Leave a Reply

featured blogs
Aug 4, 2020
In July we rolled out a major update to our Cart, added a few tweaks to the Video Search page, added several new training videos, and updated content in a variety of places. Here are the major website updates for July 2020. Upgraded and Redesigned Cart Experience You’ll...
Aug 4, 2020
Installation of software applications depends upon certain factors such as system configuration, the number of files getting installed, and network speed. Installation time is influenced by a change... [[ Click on the title to access the full blog on the Cadence Community si...
Jul 31, 2020
[From the last episode: We looked at the notion of sparsity and how it helps with the math.] We saw before that there are three main elements in a CNN: the convolution, the pooling, and the activation . Today we focus on activation . I'€™ll start by saying that the uses of ...
Jul 31, 2020
Well, things just took an unexpected turn and I now have a '€œHmmm, that'€™s very interesting'€ look on my face....

featured video

Product Update: Highly Optimized DesignWare 112G/56G Ethernet PHY IP

Sponsored by Synopsys

Get the latest update on Synopsys’ PAM-4 DesignWare 112G/56G Ethernet PHY IP with optimized power, performance, and area, enabling true long reach connectivity in 400G/800G high-performance computing SoCs.

Click here to learn more about Synopsys’ PAM-4 DesignWare 112G/56G Ethernet PHY IP

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

Series 2 Product Security

Sponsored by Mouser Electronics and Silicon Labs

Side channel attacks such as differential power analysis (DPA) present a serious threat to our embedded designs. If we want to defend our systems from DPA and similar attacks, it is critical that we have a secure boot and root of trust. In this episode of Chalk Talk, Amelia Dalton chats with Gregory Guez from Silicon Labs about DPA, secure debug, and the EFR32 Series 2 Platform.

Click here for more information about Silicon Labs xGM210P Wireless Module Starter Kit