fish fry
Subscribe Now

A Tale of Two Tools

It was the best of tools, it was the worst of tools, it was the age of verification, it was the age of RTL power estimation. As we navigate through these tumultuous times of electronic design, we need a design tool compass to help show us the way and Fish Fry is here to set the course. Frank Schirrmeister (Cadence Design Systems) and I hunt for the deep dark secrets of ARM-based design verification and examine how Cadence’s Palladium Emulation system fits into the verification landscape. Norman Chang (VP – Ansys) and I dip into the murky waters of ESD and together we swim toward a new solution that can make the most troublesome paths in our designs a little easier to navigate.  

 

 

Listen to this episode

Download this episode (right click and save)

Links for March 14, 2014

More information about CDNLive 2014

Cadence Expands ARM-based System Verification Solution,
Reducing Time-to-Market for Mobile, Networking and Server Applications

More information about Ansys

Watson’s new computational creativity 

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...