EEJournal

fish fry
Subscribe Now
May 17, 2013

ASIC is a Four Letter Word, Napalm Bats, and The GertBoard

by Amelia Dalton

Fish Fry is treading on scary ground this week. Guard your children, hold your RTL close and your soldering gun even closer. We’re talking ASIC design costs. I know many of you are cowering in fear at the slight mention of custom chip NRE costs, but my guest is Reid Wender (Triad Semiconductor) and we’re chatting about how you can relinquish your mixed-signal ASIC design cost fears once and for all. Think of it as an NRE exorcism, sorta.  

Also this week, we’re checking out a special long lost World War II battle battalion and giving away a GertBoard courtesy of newark element14.

 

  

Click here to enter to win a GertBoard courtesy of newark element14

Listen to this episode

Download this episode (right click and save)

Fish Fry Links – May 17, 2013

More Information about Triad Seminconductor

New Chalk TalkHD – How to Save 75% on Your Next ASIC Design

More Information about Project X – The Napalm Bats of WWII

More Information about the GertBoard

Leave a Reply

featured blogs
Training Insights – Want to Learn How to Test the Design and Its Need?
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
More from Cadence...
Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

TDK CLT32 power inductors for ADAS and AD power management

Sponsored by TDK

Review the top 3 FAQs (Frequently Asked Questions) regarding TDK’s CLT32 power inductors. Learn why these tiny power inductors address the most demanding reliability challenges of ADAS and AD power management.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Click here for more information about Vishay Semiconductors Signal DFN Package
Jul 10, 2023
17,057 views