fish fry
Subscribe Now

ASIC is a Four Letter Word, Napalm Bats, and The GertBoard

Fish Fry is treading on scary ground this week. Guard your children, hold your RTL close and your soldering gun even closer. We’re talking ASIC design costs. I know many of you are cowering in fear at the slight mention of custom chip NRE costs, but my guest is Reid Wender (Triad Semiconductor) and we’re chatting about how you can relinquish your mixed-signal ASIC design cost fears once and for all. Think of it as an NRE exorcism, sorta.  

Also this week, we’re checking out a special long lost World War II battle battalion and giving away a GertBoard courtesy of newark element14.

 

  

Click here to enter to win a GertBoard courtesy of newark element14

Listen to this episode

Download this episode (right click and save)

Fish Fry Links – May 17, 2013

More Information about Triad Seminconductor

New Chalk TalkHD – How to Save 75% on Your Next ASIC Design

More Information about Project X – The Napalm Bats of WWII

More Information about the GertBoard

Leave a Reply

featured blogs
Jun 14, 2021
Design for Test (DFT) techniques provide measures to test the manufactured device for quality and coverage comprehensively. You might encounter Error or Warning messages while inserting scan during... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 14, 2021
As a Southern California native, learning to surf is a must. Traveling elsewhere and telling people you’re from California without experiencing surfing is somewhat a surprise to most people. So, I have decided to take up surfing. It takes more practice than most people ...
Jun 10, 2021
Data & analytics have a massive impact on the chip design process; we explore how fast/precise chip data analytics solutions improve IC design quality & yield. The post The Importance of Chip Manufacturing & Test Data Analytics in the Semiconductor Industry ap...
Jun 7, 2021
By Calibre Staff Electrostatic discharge (ESD) is a big worry for integrated circuit (IC) designers,… The post ESD protection verification in 2.5/3D ICs is HARD (or is it?) Our on-demand webinar has the answer appeared first on Design with Calibre....

featured video

What’s Hot: DesignWare Logic Library IP for TSMC N5

Sponsored by Synopsys

Designing for N5? Josefina Hobbs details the latest info and customer results on Logic Library IP for TSMC N5. Whether performance, power, area or routability are your key concerns, Synopsys Library IP helps you meet your toughest design challenges.

Click here for more information about DesignWare Foundation IP: Embedded Memories, Logic Libraries, GPIO & PVT Sensors

featured paper

Make wearable and IOT audio effortless with a plug'n'play class D amplifier

Sponsored by Maxim Integrated

A power-hungry display is not the most efficient medium for interfacing with battery-powered portable, wearable, and IoT devices. For this reason, low-power audio is fast becoming a more popular alternative. In this design solution, Maxim Integrated reviews the class D digital audio amplifier and discusses the constraints of some current solutions before presenting a cleverly packaged IC that requires minimal configuration to quickly bring high-quality audio to these applications.

Click to read more

Featured Chalk Talk

Protecting Circuitry with eFuse IC

Sponsored by Mouser Electronics and Toshiba

Conventional fuses are rapidly becoming dinosaurs in our electronic systems. Finally, there is circuit protection technology that doesn’t rely on disposable parts and molten metal. In this episode of Chalk Talk, Amelia Dalton chats with Jake Canon of Toshiba about eFuse - a smart solution that will get rid of those old-school fuses once and for all.

Click here for more information about Toshiba efuses