fish fry
Subscribe Now

E Ticket To Ride

EDA, Ethics, and Energetic Engineering

All aboard! The train is leaving the station. This week we’re taking the EE express from EDA station through some twisty turns in the mountainous region of ethics in our fair semiconductor industry, and then it’s on over the hill to some awesome energetic engineering. We’re checking out the EDA goodness that is CDNLive including the seriously Sci-Fi movie in one of this year’s keynotes. On our next stop, we’re looking into the role that ethics plays (and should play) in the semiconductor industry with Xerxes Wania (CEO – Sidense), and we’re also grooving to a whole new way to do The Harlem Shake – engineering style.

Also this week, I’m giving away a Arduino Nano Board courtesy of Newark element14. Check out this week’s broadcast to find out how to win. 


Click here to enter to win an Arduino Nano Board courtesy of Newark element14

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – March 5, 2013

More Information about CDNLive

More Information about Sidense

Triad Semiconductor does The Harlem Shake as a Mixed Signal Circuit in ViaDesigner

2013 FPGA Design Tools Survey

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Jeff Waters, VP and General Manager – Altera

Luc Burgun, CEO and President, EVE 

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...