fish fry
Subscribe Now

These Silicon Times – They Are a Changin’

From Silicon to Tools and Back Again

With Moore’s Law in our back pocket, we’re hitching a ride to 2015 and the next process nodes. That’s right, we’re talking hardcore chip design. From your silicon dreams to their verified reality, we’re looking at each step of the chip design process with Frank Schirrmeister from Cadence Design Systems. Frank and I are going to chat about some serious top-to-bottom design flow business and try to map out a path to the future.

Also this week, I’ve got a Freescale Freedom Development Kit to give away (courtesy of Mouser Electronics) and you can enter to win by commenting on this week’s Fish Fry page.

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – March 22, 2013

More Information about Cadence

2013 FPGA Design Tools Survey

More Information about The Freescale Freedom Development Platform

Leave a Reply

featured blogs
Feb 25, 2020
I was just introduced to a new theory that may explain how and why (or why and how) life exists. Finally, we may understand the awesomeness that is me....
Feb 24, 2020
When the Boeing 777 first entered service in 1995, it ushered in a new era for commercial aviation.  For the first time, Boeing had worked closely with the airlines in the development of a new jet to ensure it satisfied the needs of the end customer.  It was also th...
Feb 24, 2020
Most people, when they think about numbers, mathematics or science, are thinking about precision – getting exact answers. However, I have observed that, in many fields, this may not be a clear perception. For example, in accounting it is expected that a balance sheet wi...
Feb 21, 2020
[From the last episode: We looked at how the '€œconcurrency'€ of multiple threads on a single CPU was actually illusory '€“ but still useful.] Last time we talked about concurrency, by which we mean multiple threads or programs being executed at the same time. Which, a...

Featured Video

Industry’s First USB 3.2 Gen 2x2 Interoperability Demo -- Synopsys & ASMedia

Sponsored by Synopsys

Blazingly fast USB 3.2 Gen 2x2 are ready for your SoC. In this video, you’ll see Synopsys and ASMedia demonstrate the throughput available with Synopsys DesignWare USB 3.2 IP.

Learn more about Synopsys USB 3.2