fish fry
Subscribe Now

These Silicon Times – They Are a Changin’

From Silicon to Tools and Back Again

With Moore’s Law in our back pocket, we’re hitching a ride to 2015 and the next process nodes. That’s right, we’re talking hardcore chip design. From your silicon dreams to their verified reality, we’re looking at each step of the chip design process with Frank Schirrmeister from Cadence Design Systems. Frank and I are going to chat about some serious top-to-bottom design flow business and try to map out a path to the future.

Also this week, I’ve got a Freescale Freedom Development Kit to give away (courtesy of Mouser Electronics) and you can enter to win by commenting on this week’s Fish Fry page.

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – March 22, 2013

More Information about Cadence

2013 FPGA Design Tools Survey

More Information about The Freescale Freedom Development Platform

Leave a Reply

featured blogs
Aug 4, 2020
In July we rolled out a major update to our Cart, added a few tweaks to the Video Search page, added several new training videos, and updated content in a variety of places. Here are the major website updates for July 2020. Upgraded and Redesigned Cart Experience You’ll...
Aug 4, 2020
Installation of software applications depends upon certain factors such as system configuration, the number of files getting installed, and network speed. Installation time is influenced by a change... [[ Click on the title to access the full blog on the Cadence Community si...
Jul 31, 2020
[From the last episode: We looked at the notion of sparsity and how it helps with the math.] We saw before that there are three main elements in a CNN: the convolution, the pooling, and the activation . Today we focus on activation . I'€™ll start by saying that the uses of ...
Jul 31, 2020
Well, things just took an unexpected turn and I now have a '€œHmmm, that'€™s very interesting'€ look on my face....

featured video

Product Update: Protect IoT SoCs with DesignWare OTP NVM IP

Sponsored by Synopsys

Join Krishna Balachandran in this discussion on Synopsys DesignWare OTP NVM IP, including security, performance, power, and cost considerations. With more than 12 years of development and deployment by 500+ customers, Synopsys is the leader in antifuse-based OTP NVM IP.

Click here for more information about Synopsys DesignWare OTP NVM IP

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

Powering Your Innovation: Intel Enpirion Power Solutions

Sponsored by Mouser Electronics and Intel

Providing clean power for today’s complex FPGAs is a bewildering challenge. These devices can pose serious difficulties for conventional solutions based on buck converters. In this episode of Chalk Talk, Amelia Dalton chats with Jenanne Vaccaro from Intel about the new Intel Enpirion EC2650 6 amp power solution that offers significant advantages in powering complex FPGA and ASIC designs.

Click here for more information about the Intel Enpirion® EC2650QI DC-DC Voltage Bus Converter