fish fry
Subscribe Now

It’s All in the Timing (Closure)

How many of you have gotten lost in your own corporate office building? Maybe it was your first week on the job? As hard as it is for us to navigate our own buildings, can you imagine what it’s like for emergency responders? In this week’s Fish Fry we check out a new real-time 3D mapping prototype being developed by MIT and examine how it could revolutionize the way we navigate the world around us. Also this week, I interview Steve Yang (President and Founder – ICScape). Steve and I chat about how ICScape can help your timing closure problems, what their tool suite looks like, and what’s ahead for this new EDA startup from China. 

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – September 28, 2012

MIT News – Automatic building mapping could help emergency responders

More Information about ICScape

 

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...