fish fry
Subscribe Now

Patently Obvious

Patents, IEEE for EDA, and Sting’s Sister

Patent litigation – can’t live with it, can’t survive without it. This week we’re checking out some recent rumblings in patent litigation. We’re even bringing in a council person to help mediate the fight. OK, wait – that would be ‘counsel’. My guest is Dontatella Sciuto, the current president of the IEEE Council for EDA. Donatella and I chat about what the IEEE Council for EDA is all about, what project the council plans on attacking next, and why Donatella can call herself Sting’s sister.

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – August 24, 2012

More Infomation about Sidense

More Information about Kilopass

More Information about Kilopass v. Sidense (Fish Fry Episode – September 9, 2011)

More Information about IEEE

Leave a Reply

featured blogs
Dec 2, 2022
A picture tells more than a thousand words, so here are some pictures of CadenceLIVE Europe 2023 Academic and Entrepreneur Tracks to tell a story. After two years of absence, finally the Academic Dinner could take place with professors from Lead Institutions and Program Chair...
Nov 30, 2022
By Chris Clark, Senior Manager, Synopsys Automotive Group The post How Software-Defined Vehicles Expand the Automotive Revenue Stream appeared first on From Silicon To Software....
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

Featured Chalk Talk

Direct Drive: Getting More Juice from Your JFET

Sponsored by Mouser Electronics and UnitedSiC

In this episode of Chalk Talk, Jonathan Dodge from UnitedSiC (now part of Qorvo) and Amelia Dalton discuss how you can take full advantage of silicon carbide JFET transistors. They delve into the details of these innovative transistors including what their capacitances look like, how you can control their speed and how you can combine the benefits of a cascode and a directly driven JFET in your next design.

Click here for more information about UnitedSiC UF4C/SC 1200V Gen 4 SiC FETs