fish fry
Subscribe Now

All Over The Map

Microsoft's New Tablet Arrives on the Scene and Atrenta Rules The Roost

In this week’s Fish Fry I check out Microsoft’s new Surface tablet and investigate how this late-comer to the tablet game might have the potential to really disrupt the competition.  Also this week, I talk with Mike Gianfagna (Atrenta) about how Atrenta is helping ARM with AMBA bus configuration, assisting TSMC with IP testing, and working with Xilinx in their Vivado Tool Suite. Mike and I fit in a little chat about their jazzy reception at the DAC Conference.

I also have another XMEGA-A3BU Xplained kit (courtesy of Atmel) but you’ll have to tune in to find out how to win.

Fish Fry Links – June 22, 2012

Atrenta Buys NextOp

More Information about Atrenta

New Survey – FPGA Design Tools

New Chalk Talk – Vault-Driven Electronics Design

More Information about the XMEGA-A3BU Xplained Kit (Courtesy of Atmel)

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Universal Verification Methodology Coverage for Bluespec RISC-V Cores

Sponsored by Synopsys

This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, Synopsys verification solutions, and a RISC-V processor core from Bluespec.

Click to read more

featured chalk talk

Product Blocked by Supply Chain Woes? Digi XBee® RR to the Rescue!
Sponsored by Mouser Electronics and Digi
In this episode of Chalk Talk, Amelia Dalton and Quinn Jones from Digi investigate the benefits that the Digi XBee RR wireless modules can bring to your next design. We also take a closer look at the migration path from Digi XBee 3 to XBee RR, the design aspects you should keep in mind when moving from the Digi XBee 3 to the RR and how the Digi XBee Multi-programmer can help you get exactly the configuration you need in your next design.
Feb 1, 2023
35,915 views