fish fry
Subscribe Now

All Over The Map

Microsoft's New Tablet Arrives on the Scene and Atrenta Rules The Roost

In this week’s Fish Fry I check out Microsoft’s new Surface tablet and investigate how this late-comer to the tablet game might have the potential to really disrupt the competition.  Also this week, I talk with Mike Gianfagna (Atrenta) about how Atrenta is helping ARM with AMBA bus configuration, assisting TSMC with IP testing, and working with Xilinx in their Vivado Tool Suite. Mike and I fit in a little chat about their jazzy reception at the DAC Conference.

I also have another XMEGA-A3BU Xplained kit (courtesy of Atmel) but you’ll have to tune in to find out how to win.

Fish Fry Links – June 22, 2012

Atrenta Buys NextOp

More Information about Atrenta

New Survey – FPGA Design Tools

New Chalk Talk – Vault-Driven Electronics Design

More Information about the XMEGA-A3BU Xplained Kit (Courtesy of Atmel)

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Dec 3, 2024
I've just seen something that is totally droolworthy, which may explain why I'm currently drooling all over my keyboard....

Libby's Lab

Libby's Lab - Scopes Out Littelfuse's SRP1 Solid State Relays

Sponsored by Mouser Electronics and Littelfuse

In this episode of Libby's Lab, Libby and Demo investigate quiet, reliable SRP1 solid state relays from Littelfuse availavble on Mouser.com. These multi-purpose relays give engineers a reliable, high-endurance alternative to mechanical relays that provide silent operation and superior uptime.

Click here for more information about Littelfuse SRP1 High-Endurance Solid-State Relays

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
42,541 views