fish fry
Subscribe Now

Processing The Future

In this week’s Fish Fry, we investigate the recent formation of the Heterogeneous System Architecture (HSA) foundation and check out how it may or may not save us from a bunch of processor-related hassle in the future. Speaking of processors, I interview John Heinlein, Ph.D (ARM) about the newest developments with the big.LITTLE architecture, processor optimization packs, and how refreshing old nodes can be easier than you expect.

Also this week, I’m giving away an XMEGA-A3BU Xplained kit (courtesy of Atmel) but you’ll have to tune in to find out how to win.

Fish Fry Links – June 15, 2012

More Information about The HSA Foundation

Recent News about ARM’s Processor Optimization Packs 

More Information about ARM’s Processor Optimization Packs

More Information about ARM’s Design Start Online Portal

More Information about ARM’s big.LITTLE Processing

More Information about the XMEGA-A3BU Xplained Kit (Courtesy of Atmel)

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Leave a Reply

featured blogs
Nov 21, 2019
Many of these sayings were already known to me, but there are a lot I've never heard before....
Nov 21, 2019
Edge card connectors — or are they card edge connectors? — are a popular design option. That’s because they make it easy to plug and unplug a mating card that may require more cycling than standard PCBs, and because the socket allows for relatively easy syst...
Nov 20, 2019
During ICCAD earlier in the month, there was the 2nd WOSET, which stands for Workshop on Open-Source EDA Technology. I wasn't there but Anton Klotz, who runs the Cadence Academic Network in... [[ Click on the title to access the full blog on the Cadence Community site. ...
Nov 18, 2019
By Srinivas Velivala – Mentor, A Siemens Business MaxLinear implemented the Calibre RealTime Digital interface for fast, iterative signoff DRC during P&R, and shaved weeks off tapeout schedules while meeting PPA targets. Learn how they did it… At the 2019 TSM...
Nov 15, 2019
[From the last episode: we looked at how intellectual property helps designers reuse circuits.] Last week we saw that, instead of creating a new CPU, most chip designers will buy a CPU design '€“ like a blueprint of the CPU '€“ and then use that in a chip that they'€™re...