fish fry
Subscribe Now

Springtime in the SoC

Audio IP, Static Analysis and Board Member Switch-a-roo

In honor of the Design Automation Conference that is less than a month away, I take a little foray into the mysterious land of tools. First up, I chat with Henk Hamoen (Synopsys) about how Synopsys is working its way into audio IP, and then it’s an interview with Mark Zarins of GrammaTech about static code analysis and why your level of comfort in dealing with abstraction is important to them. Finally, I have a special “News You May Have Missed” segment about some recent rumblings on the Mentor Graphics Board of Directors.

Also this week, I have a brand new nerdy giveaway (a TI MSP-EXP430FR5739 Experimenter Board) courtesy of Mouser to throw your way, but you’ll have to tune in to find out how to win.

Fish Fry Links – May 11, 2012

More Information about Synopsys’s Audio IP Subsystem

More Information about GrammaTech

Carl Icahn’s Letter to Mentor Graphics

More Information about the recent the changes to the Mentor Graphics’s Board of Directors (Marketwatch)

More Information about John Cooley’s (DeepChip.com) coverage of the changes to the Mentor Graphics’s Board of Directors

More Information about the TI MSP-EXP430FR5739 Experimenter Board courtesy of Mouser

Leave a Reply

featured blogs
Nov 21, 2019
Many of these sayings were already known to me, but there are a lot I've never heard before....
Nov 21, 2019
Edge card connectors — or are they card edge connectors? — are a popular design option. That’s because they make it easy to plug and unplug a mating card that may require more cycling than standard PCBs, and because the socket allows for relatively easy syst...
Nov 20, 2019
During ICCAD earlier in the month, there was the 2nd WOSET, which stands for Workshop on Open-Source EDA Technology. I wasn't there but Anton Klotz, who runs the Cadence Academic Network in... [[ Click on the title to access the full blog on the Cadence Community site. ...
Nov 18, 2019
By Srinivas Velivala – Mentor, A Siemens Business MaxLinear implemented the Calibre RealTime Digital interface for fast, iterative signoff DRC during P&R, and shaved weeks off tapeout schedules while meeting PPA targets. Learn how they did it… At the 2019 TSM...
Nov 15, 2019
[From the last episode: we looked at how intellectual property helps designers reuse circuits.] Last week we saw that, instead of creating a new CPU, most chip designers will buy a CPU design '€“ like a blueprint of the CPU '€“ and then use that in a chip that they'€™re...