fish fry
Subscribe Now

Spring into Action

Calypto’s Power Optimization and the Find Amelia at Design West Contest

In this week’s Fish Fry, I dig into the multi-layered world of power optimization with Shawn McCloud (Vice President, Marketing – Calypto).  Shawn and I discuss the problems surrounding power reduction in today’s smaller geometries, and why he thinks power optimization is ignored by many designers. I even grill Shawn about why he has a ban on high heels at his house.  Also this week, I unveil the details of EE Journal’s first conference contest called “Find Amelia at Design West” and even throw out a couple super secret hints on how you can find me and win a MAX V CPLD Development Kit (courtesy of Altera) right there at the show.

 

Watch Previous Fish Frys

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, Former CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, Former CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.


Fish Fry Links – March 23, 2012

Register to Download the TI/Calypto whitepaper

More Information about Calypto

More Information about EE Journal’s Design West contest “FIND AMELIA AT DESIGN WEST”

2012 FPGA Software Ease-Of-Use Survey

More information about Altera’s MAX V CPLD Development Kit

Leave a Reply

featured blogs
Mar 5, 2021
Design companies often work with multiple PCB fabricators and each fabricator may have a different set of DFM rules. It is a customary practice followed by design companies to create a common... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Mar 4, 2021
Like so many things, I started off by saying '€œOoh, Shiny!'€ But I ended up thinking, '€œJust a minute, how does that actually work in the real world?'€...
Mar 4, 2021
3D ICs help SoC designers extend the design scale beyond Moore's Law; learn how unified 3D IC design tools enable faster convergence for multi-die chips. The post Onward and Upward: Enhancing 3DIC Design Productivity with a Unified Platform appeared first on From Silicon To ...
Mar 3, 2021
In grade school, we had timed math quizzes. With a sheet full of problems and the timer set, the goal was to answer as many as possible. The key to speed is TONS of practice and, honestly, memorization '€“ knowing the problems so well that the answer comes to mind at first ...

featured paper

How Wi-SUN FAN can improve connected infrastructures

Sponsored by Texas Instruments

Smart cities have the potential to better people’s lives by bridging the gap between the connected consumer and a connected infrastructure. Imagine a world where you save time getting to your flight because an app on your phone lets you know of an open spot on level 4, or if traffic lights could more dynamically control traffic flow to ease commutes. Connectivity is a key part of making this a reality. Learn why you should consider Wi-SUN field area network (FAN) for your connected product.

Click here to download the whitepaper

featured chalk talk

Nordic Cellular IoT

Sponsored by Mouser Electronics and Nordic Semiconductor

Adding cellular connectivity to your IoT design is a complex undertaking, requiring a broad set of engineering skills and expertise. For most teams, this can pose a serious schedule challenge in getting products out the door. In this episode of Chalk Talk, Amelia Dalton chats with Kristian Sæther of Nordic Semiconductor about the easiest path to IoT cellular connectivity with the Nordic nRF9160 low-power system-in-package solution.

Click here for more information about Nordic Semiconductor nRF91 Cellular IoT Modules