EEJournal

editor's blog
Subscribe Now
March 21, 2012

Find Amelia at ESC/Design West 2012

by Amelia Dalton

EE Journal is rolling out the most fantastic contest EVER! Yes, if I do say so myself…because this year, we are unveiling the super ultra fantastic Contest “FIND AMELIA AT ESC/DESIGN WEST 2012.” The first person who finds me and mentions a MAX V CPLD Development Kit will win a kit of their very own.

findameliamap.png

Here’s the deal:  I will be trolling the expo show floor at ESC/Design West this year. The first person who finds me on the show floor will receive a MAX V CPLD Development Kit and a slew of other awesome goodies from Fish Fry’s generous sponsor Altera. In order to win, you will only need to find me and say “Hey, can I have that MAX V CPLD Development Kit?” (and not something like “Excuse me, miss, can you tell me what time it is?”) then hand me a business card and submit to an interview (mwahahaha) and the kit is yours!

Also, make sure to listen to this week’s Fish Fry (which will be live on Friday). I will be giving out some secret tips on how to find me at the show. 

Click Here for more information about ESC/Design West

Click Here for ESC/Design West Expo Show Hours

 

And the fine print (because there’s always fine print, right?): employees of Altera (and their competitors) are not eligible. People I don’t like are not eligible. 

Leave a Reply

featured blogs
Rapid Prototyping of Analog Circuits with Verilog-A Modeling
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
More from Cadence...
Leveraging Early Power Network Analysis to Accelerate Chip Design
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
More from Synopsys...
Was This the World’s First Micrometer?
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...
More from Max's Cool Beans...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

E-Mobility - Charging Stations & Wallboxes AC or DC Charging?
Sponsored by Mouser Electronics and Würth Elektronik
In this episode of Chalk Talk, Amelia Dalton and Andreas Nadler from Würth Elektronik investigate e-mobility charging stations and wallboxes. We take a closer look at the benefits, components, and functions of AC and DC wallboxes and charging stations. They also examine the role that DC link capacitors play in power conversion and how Würth Elektronik can help you create your next AC and DC wallbox or charging station design.
Click here for more information about Würth Elektronik Automotive Products
Jul 12, 2023
32,073 views