fish fry
Subscribe Now

Making The Pieces Fit

Distribution Series Part I

In the first of a series of distribution-focused Fish Fry episodes, I interview Alex Iuorio and Jeff Ittel from Avnet Embedded about how Avnet used a start-up mentality to get this new embedded division up and running. They discuss, among other things, how they see distribution playing a vital role in each step of the electronics design and supply chain. Then, in keeping with the distribution theme, I look into the ramifications of counterfeit chip production and highlight three overall challenges we face in protecting ourselves from counterfeit components.

Also, I check out the biggest news of the week and how one of three key elements of this announcement ties into the world of superheroes.

I have another Amazon.com gift certificate to give out, but you’ll have to listen to find out how you can win.

 

Watch Previous Fish Frys

Fish Fry Links – October 14, 2011 

Fish Fry Broadcast about VisionTech Components

More information about Avnet Embedded

Kevin Morris’ article: Shaking Up Embedded Processing – Altera Introduces SoC FPGAs

New Chalk Talk Webcast: Spartan-6 FPGAs in Video Designs

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Andreas Veneris, CEO – Vennsa Technologies


Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Secure Authentication ICs for Disposable and Accessory Ecosystems
Sponsored by Mouser Electronics and Microchip
Secure authentication for disposable and accessory ecosystems is a critical element for many embedded systems today. In this episode of Chalk Talk, Amelia Dalton and Xavier Bignalet from Microchip discuss the benefits of Microchip’s Trust Platform design suite and how it can provide the security you need for your next embedded design. They investigate the value of symmetric authentication and asymmetric authentication and the roles that parasitic power and package size play in these kinds of designs.
Jul 21, 2023
31,316 views