fish fry
Subscribe Now

Making The Pieces Fit

Distribution Series Part I

In the first of a series of distribution-focused Fish Fry episodes, I interview Alex Iuorio and Jeff Ittel from Avnet Embedded about how Avnet used a start-up mentality to get this new embedded division up and running. They discuss, among other things, how they see distribution playing a vital role in each step of the electronics design and supply chain. Then, in keeping with the distribution theme, I look into the ramifications of counterfeit chip production and highlight three overall challenges we face in protecting ourselves from counterfeit components.

Also, I check out the biggest news of the week and how one of three key elements of this announcement ties into the world of superheroes.

I have another Amazon.com gift certificate to give out, but you’ll have to listen to find out how you can win.

 

Watch Previous Fish Frys

Fish Fry Links – October 14, 2011 

Fish Fry Broadcast about VisionTech Components

More information about Avnet Embedded

Kevin Morris’ article: Shaking Up Embedded Processing – Altera Introduces SoC FPGAs

New Chalk Talk Webcast: Spartan-6 FPGAs in Video Designs

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Andreas Veneris, CEO – Vennsa Technologies


Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...