editor's blog
Subscribe Now

Pressing Vinyl (Or Something Similar)

You’d think a complete new technology for patterning silicon would merit a long, involved story. And yet it’s just not that complicated. (Easy for me to say…) One of the up-and-coming lithography processes under development is called “nanoimprint lithography” (NIL). It might be hard to imagine that this would work, but, just like it sounds, it involves taking a master “stamp” and impressing it into a liquid resist.

You then harden the resist with some exposure to UV light and release the master. The pattern on the wafer can then direct further more standard processing.

The crazy thing about this is that nanometer-scale features can print using a printer for stickers. You’d think that the liquid might have trouble conforming to such miniscule hollows in the template. And some of the issues you might think could arise – like parts of the pattern slumping or collapsing after the template is removed – truly are issues that are being studied and addressed.

Right now, researchers are working in the 26-nm realm (according to presentations at SPIE Litho), but they are trying to use the same process as HGST used for their hard drive project – creating working templates from a master template. Quality is still a challenge for those working templates, making this most suitable for applications having large-scale repeated features for which redundancy can be provided for repair.

The presenter from Dai Nippon Printing said that full production is targeted for two years out. We’ll continue to track it… If you get the SPIE Litho proceedings, you can find more in paper 8680-2.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
12,302 views