editor's blog
Subscribe Now

Pressing Vinyl (Or Something Similar)

You’d think a complete new technology for patterning silicon would merit a long, involved story. And yet it’s just not that complicated. (Easy for me to say…) One of the up-and-coming lithography processes under development is called “nanoimprint lithography” (NIL). It might be hard to imagine that this would work, but, just like it sounds, it involves taking a master “stamp” and impressing it into a liquid resist.

You then harden the resist with some exposure to UV light and release the master. The pattern on the wafer can then direct further more standard processing.

The crazy thing about this is that nanometer-scale features can print. You’d think that the liquid might have trouble conforming to such miniscule hollows in the template. And some of the issues you might think could arise – like parts of the pattern slumping or collapsing after the template is removed – truly are issues that are being studied and addressed.

Right now, researchers are working in the 26-nm realm (according to presentations at SPIE Litho), but they are trying to use the same process as HGST used for their hard drive project – creating working templates from a master template. Quality is still a challenge for those working templates, making this most suitable for applications having large-scale repeated features for which redundancy can be provided for repair.

The presenter from Dai Nippon Printing said that full production is targeted for two years out. We’ll continue to track it… If you get the SPIE Litho proceedings, you can find more in paper 8680-2.

Leave a Reply

featured blogs
Jan 22, 2021
Amidst an ongoing worldwide pandemic, Samtec continues to connect with our communities. As a digital technology company, we understand the challenges and how uncertain times have been for everyone. In early 2020, Samtec Cares suspended its normal grant cycle and concentrated ...
Jan 22, 2021
I was recently introduced to the concept of a tray that quickly and easily attaches to your car'€™s steering wheel (not while you are driving, of course). What a good idea!...
Jan 22, 2021
This is my second post about this year's CES. The first was Consumer Electronics Show 2021: GM, Intel . AMD The second day of CES opened with Lisa Su, AMD's CEO, presenting. AMD announced new... [[ Click on the title to access the full blog on the Cadence Community...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

Featured Chalk Talk

General Port Protection

Sponsored by Mouser Electronics and Littelfuse

In today’s complex designs, port protection can be a challenge. High-speed data, low-speed data, and power ports need protection from ESD, power faults, and more. In this episode of Chalk Talk, Amelia Dalton chats with Todd Phillips from Littelfuse about port protection for your next system design.

Click here for more information about port protection from Littelfuse.