chalk talk
Subscribe Now

Debug and Verify FPGA Algorithms with MATLAB and Simulink

 

Today’s FPGA designs require industrial-strength functional verification. The ad-hoc methods that worked with older, smaller FPGAs just don’t cut it anymore. In this episode of Chalk Talk, Amelia Dalton chats with Eric Cigan of MathWorks about ASIC-strength functional verification with model-based design.

Click here for more information about how to verify VHDL and Verilog using HDL simulators and FPGA-in-the-loop test benches

Leave a Reply

featured blogs
Jan 24, 2022
I just created a handy-dandy one-page Quick-Quick-Start Guide for seniors that covers their most commonly asked questions pertaining to the iPhone SE....
Jan 24, 2022
In my previous article ( From AMBA ACE to CHI, Why Move for Coherency? ) I talked about how coherency needs have evolved from AMBA ACE to the highly successful and widely adopted CHI architecture.... [[ Click on the title to access the full blog on the Cadence Community site...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...