editor's blog
Subscribe Now

Write Once, Read Many

When a foundry prepares a process for a designer to use, it’s got to communicate how that process works and how it can be used. Which has to be couched in terms that an EDA tool can use.

Problem is, each foundry has its parameters and such, and each EDA tool has its formats and such. The same information ends up getting done and redone and redone in order to cover all the players.

There have been efforts to corral this to some extent by TSMC (at the very least) with their ixxx (e.g., iDRC) efforts, but those have been “proprietary” even if developed in a more open way.

Si2 is attempting to reconcile this all in their OpenPDK project, which has been underway for quite a while. It’s really a nested effort, incorporating other DRC, DFM, and parametric extraction (PEX, as embodied in their OPEX effort, which shouldn’t be confused as contrasting with CAPEX) projects, to name a few.

This all comes together as a big XML schema that forms an Open Process Specification (OPS). As described at Si2’s recent tech conference, work groups are busily defining parameters and symbols and callbacks and such. The end goal of this, anticipated around the end of 2012, is that automation will allow a single populated OPS to generate the PDKs needed for any of the EDA tools. This separates the information content from the format, the OPS containing the content and a filter essentially skinning it for the EDA tools.

It is noteworthy that the word “open” appears in this context. Things have been gradually changing, but imagine if ten years ago you suggested that the foundries open up… well… anything. Would have been worth a chuckle then, so it represents quite the change of heart that this effort looks to be successful in the not-too-distant future. More on that in a few days…

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Automotive/Industrial PSoC™ High Voltage (HV) Overview
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Marcelo Williams Silva from Infineon explore the multitude of benefits of Infineon’s PSoC 4 microcontroller family. They examine how the high precision analog blocks, high voltage subsystem, and integrated communication interfaces of these solutions can make a big difference when it comes to the footprint size, bill of materials and functional safety of your next automotive design.
Sep 12, 2023
27,795 views