editor's blog
Subscribe Now

Tektronix Moves Further Into the Chip

We were keeping track of Veridae as they came onto the scene with their debug technology, starting with Clarus, adding Corus, and Certus (even as their strategy and branding were morphing based on customer input). And then Tektronix swooped them up.

I talked with Tek’s TMM Mike Juliana about the new Embedded Instrumentation Group that formed as a result of the acquisition. It includes the engineers that had been working at Veridae, and they’re still located in Vancouver, BC (although commercialization is now done in Southern California).

Their focus is to provide non-invasive ways of providing visibility inside chips, across chips, across busses, and across clock domains. The idea of non-invasive (or non-intrusive) is to violate the Heisenberg uncertainty principle: you don’t want your observation to alter the results. In particular, performance shouldn’t change (which we all know can happen merely by adding a probe).

The products directions that they’re taking therefore fall into four categories:

–          Inside the chip (that is, the Veridae stuff)

–          Parallel busses

–          Serial busses or links

–          Software

The first three are in place today (we’ll look at a serial box in a few days). Even though they may all need to be used together, for now, the three don’t cohabitate in a single box: they’re separate units that collaborate by cross-triggering each other.

The software element is a future consideration.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
16,739 views