editor's blog
Subscribe Now

Tektronix Moves Further Into the Chip

We were keeping track of Veridae as they came onto the scene with their debug technology, starting with Clarus, adding Corus, and Certus (even as their strategy and branding were morphing based on customer input). And then Tektronix swooped them up.

I talked with Tek’s TMM Mike Juliana about the new Embedded Instrumentation Group that formed as a result of the acquisition. It includes the engineers that had been working at Veridae, and they’re still located in Vancouver, BC (although commercialization is now done in Southern California).

Their focus is to provide non-invasive ways of providing visibility inside chips, across chips, across busses, and across clock domains. The idea of non-invasive (or non-intrusive) is to violate the Heisenberg uncertainty principle: you don’t want your observation to alter the results. In particular, performance shouldn’t change (which we all know can happen merely by adding a probe).

The products directions that they’re taking therefore fall into four categories:

–          Inside the chip (that is, the Veridae stuff)

–          Parallel busses

–          Serial busses or links

–          Software

The first three are in place today (we’ll look at a serial box in a few days). Even though they may all need to be used together, for now, the three don’t cohabitate in a single box: they’re separate units that collaborate by cross-triggering each other.

The software element is a future consideration.

Leave a Reply

featured blogs
Jan 23, 2020
In my presentation "What the FAQ is an FPGA?" we will rend the veils asunder and reveal all, so attendees had best wear dark glasses....
Jan 23, 2020
Embedded design trends typically revolve around three main ideas: faster data rates, smaller form factors and cost-effective solutions. Those design trends drive the theme for the 2020 Embedded Tech Trends forum: The Business and Technology Forum for Critical and Intelligent ...
Jan 22, 2020
Master the design and verification of next gen transport: Part One – Overview Master the design and verification of next gen transport: Part Two – High-Level Synthesis Master the design and verification of next gen transport: Part Three – Functional Safety M...
Jan 17, 2020
[From the last episode: We saw how virtual memory helps resolve the differences between where a compiler thinks things will go in memory and the real memories in a real system.] We'€™ve talked a lot about memory '€“ different kinds of memory, cache memory, heap memory, vi...

Featured Video

Automotive Trends Driving New SoC Architectures -- Synopsys

Sponsored by Synopsys

Today’s automotive trends are driving new design requirements for automotive SoCs targeting ADAS, gateways, connected cars and infotainment. Find out why it is essential to use pre-designed, pre-verified, reusable automotive-optimized IP to meet such new requirements and accelerate design time.

Drive Your Next Design to Completion Today with DesignWare IP® for Automotive SoCs