editor's blog
Subscribe Now

Tektronix Moves Further Into the Chip

We were keeping track of Veridae as they came onto the scene with their debug technology, starting with Clarus, adding Corus, and Certus (even as their strategy and branding were morphing based on customer input). And then Tektronix swooped them up.

I talked with Tek’s TMM Mike Juliana about the new Embedded Instrumentation Group that formed as a result of the acquisition. It includes the engineers that had been working at Veridae, and they’re still located in Vancouver, BC (although commercialization is now done in Southern California).

Their focus is to provide non-invasive ways of providing visibility inside chips, across chips, across busses, and across clock domains. The idea of non-invasive (or non-intrusive) is to violate the Heisenberg uncertainty principle: you don’t want your observation to alter the results. In particular, performance shouldn’t change (which we all know can happen merely by adding a probe).

The products directions that they’re taking therefore fall into four categories:

–          Inside the chip (that is, the Veridae stuff)

–          Parallel busses

–          Serial busses or links

–          Software

The first three are in place today (we’ll look at a serial box in a few days). Even though they may all need to be used together, for now, the three don’t cohabitate in a single box: they’re separate units that collaborate by cross-triggering each other.

The software element is a future consideration.

Leave a Reply

featured blogs
Sep 19, 2024
I just saw an awesome presidential debate remix video by David Scott (a.k.a. the Kiffness). I'd never heard of David before. I'll never forget him now....

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
31,787 views