editor's blog
Subscribe Now

Cavium’s Comms Integration

Communications chips have typically been dedicated to a specific piece of the complicated comms technology puzzle everywhere except in handsets, where space drives integration. But now, pieces that used to reside in separate chips are starting to come together. We saw that recently with Netlogic, and now Cavium has declared further integration in their just-announced OCTEON Fusion family, albeit for a different application: a “base station on a chip.”

It combines their MIPS-based multicore architecture with baseband DSP cores, hardware accelerators for LTE/3G functions, and their digital front end.

The idea here is not so much to shrink traditional base stations, but rather to simplify the creation and deployment of the base stations for the smaller cells that are starting to proliferate in densely populated areas and even inside buildings: the so-called micro-, pico-, and femtocells. In other words, smaller cells should have smaller base stations. (Who wants a big cabinet in their house just to fix the crappy cell coverage in the neighborhood?)

When you look up the definitions of what distinguishes these three categories of cell from standard (macro-) cells and from each other, you’ll typically see definitions that relate to the size of the cell. Which mostly determines signal power, really. When it comes to the amount of processing power you need, it’s the number of calls or users you’re handling that matters.

So I asked Cavium how they define these cells in terms of user load, and they identified the four following categories:

–          Microcell: 256+ users

–          Picocell: 128+ users

–          Enterprise femtocell: 32-64 users

–          Home femtocell: 4 users

They address these with three family members: the CNF7120 for 64 users; the CNF7130 for 256 users, and the CNF7280 for 300+ users.

More info in their press release

Leave a Reply

featured blogs
Mar 18, 2024
Innovation in the AI and supercomputing domains is proceeding at a rapid pace, with each new advancement heralding a future more tightly interwoven with the threads of intelligence and computation. Cadence, with the release of its Millennium Platform, co-optimized with NVIDIA...
Mar 18, 2024
Cloud-based EDA tools are critical to accelerating AI chip design and verification; see how NeuReality leveraged cloud-based chip emulation for their 7NR1 NAPU.The post NeuReality Accelerates 7nm AI Chip Tape-Out with Cloud-Based Emulation appeared first on Chip Design....
Mar 5, 2024
Those clever chaps and chapesses at SiTime recently posted a blog: "Decoding Time: Why Leap Years Are Essential for Precision"...

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
28,613 views