editor's blog
Subscribe Now

Cavium’s Comms Integration

Communications chips have typically been dedicated to a specific piece of the complicated comms technology puzzle everywhere except in handsets, where space drives integration. But now, pieces that used to reside in separate chips are starting to come together. We saw that recently with Netlogic, and now Cavium has declared further integration in their just-announced OCTEON Fusion family, albeit for a different application: a “base station on a chip.”

It combines their MIPS-based multicore architecture with baseband DSP cores, hardware accelerators for LTE/3G functions, and their digital front end.

The idea here is not so much to shrink traditional base stations, but rather to simplify the creation and deployment of the base stations for the smaller cells that are starting to proliferate in densely populated areas and even inside buildings: the so-called micro-, pico-, and femtocells. In other words, smaller cells should have smaller base stations. (Who wants a big cabinet in their house just to fix the crappy cell coverage in the neighborhood?)

When you look up the definitions of what distinguishes these three categories of cell from standard (macro-) cells and from each other, you’ll typically see definitions that relate to the size of the cell. Which mostly determines signal power, really. When it comes to the amount of processing power you need, it’s the number of calls or users you’re handling that matters.

So I asked Cavium how they define these cells in terms of user load, and they identified the four following categories:

–          Microcell: 256+ users

–          Picocell: 128+ users

–          Enterprise femtocell: 32-64 users

–          Home femtocell: 4 users

They address these with three family members: the CNF7120 for 64 users; the CNF7130 for 256 users, and the CNF7280 for 300+ users.

More info in their press release

Leave a Reply

featured blogs
Jan 26, 2021
I could doubtless extend this series all year long, covering the important updates, improvements, and completely new functionality that is continually being added to the Allegro ® Package... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jan 26, 2021
We just started our next round of gEEk® spEEk online seminars. gEEk spEEk is a series of free online seminars covering a wide-range of SI-related topics, all commercial-free. Stefaan Sercu, Samtec Signal Integrity R&D Engineer, recently presented “Impedance Correc...
Jan 25, 2021
In which we meet the Photomath calculator, which works with photos of your equations, and the MyScript calculator, which allows you to draw equations with your finger....
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Common Design Pitfalls When Designing With Hall 2D Sensors And How To Avoid Them

Sponsored by Texas Instruments

This article discusses three widespread application issues in industrial and automotive end equipment – rotary encoding, in-plane magnetic sensing, and safety-critical – that can be solved more efficiently using devices with new features and higher performance. We will discuss in which end products these applications can be found and also provide a comparison with our traditional digital Hall-effect sensors showing how the new releases complement our existing portfolio.

Click here to download the whitepaper

featured chalk talk

Cutting the AI Power Cord: Technology to Enable True Edge Inference

Sponsored by Mouser Electronics and Maxim Integrated

Artificial intelligence and machine learning are exciting buzzwords in the world of electronic engineering today. But in order for artificial intelligence or machine learning to get into mainstream edge devices, we need to enable true edge inference. In this episode of Chalk Talk, Amelia Dalton chats with Kris Ardis from Maxim Integrated about the MAX78000 family of microcontrollers and how this new microcontroller family can help solve our AI inference challenges with low power, low latency, and a built-in neural network accelerator. 

Click here for more information about Maxim Integrated MAX78000 Ultra-Low-Power Arm Cortex-M4 Processor