editor's blog
Subscribe Now

Cavium’s Comms Integration

Communications chips have typically been dedicated to a specific piece of the complicated comms technology puzzle everywhere except in handsets, where space drives integration. But now, pieces that used to reside in separate chips are starting to come together. We saw that recently with Netlogic, and now Cavium has declared further integration in their just-announced OCTEON Fusion family, albeit for a different application: a “base station on a chip.”

It combines their MIPS-based multicore architecture with baseband DSP cores, hardware accelerators for LTE/3G functions, and their digital front end.

The idea here is not so much to shrink traditional base stations, but rather to simplify the creation and deployment of the base stations for the smaller cells that are starting to proliferate in densely populated areas and even inside buildings: the so-called micro-, pico-, and femtocells. In other words, smaller cells should have smaller base stations. (Who wants a big cabinet in their house just to fix the crappy cell coverage in the neighborhood?)

When you look up the definitions of what distinguishes these three categories of cell from standard (macro-) cells and from each other, you’ll typically see definitions that relate to the size of the cell. Which mostly determines signal power, really. When it comes to the amount of processing power you need, it’s the number of calls or users you’re handling that matters.

So I asked Cavium how they define these cells in terms of user load, and they identified the four following categories:

–          Microcell: 256+ users

–          Picocell: 128+ users

–          Enterprise femtocell: 32-64 users

–          Home femtocell: 4 users

They address these with three family members: the CNF7120 for 64 users; the CNF7130 for 256 users, and the CNF7280 for 300+ users.

More info in their press release

Leave a Reply

featured blogs
Aug 7, 2020
I love the clickety-clackety sounds of split flap displays, but -- in the case of this kinetic clock -- I'€™m enthralled by its sedately silent revolutions and evolutions....
Aug 7, 2020
HPC. FinTech. Machine Learning. Network Acceleration. These and many other emerging applications are stressing data center networks. Data center architectures evolve to ensure optimal resource utilization and allocation. PECFF (PCIe® Enclosure Compatible Form Factor) was dev...
Aug 7, 2020
[From the last episode: We looked at activation and what they'€™re for.] We'€™ve talked about the structure of machine-learning (ML) models and much of the hardware and math needed to do ML work. But there are some practical considerations that mean we may not directly us...
Aug 7, 2020
This is my second update post where I cover things that I have covered before, and where there is some news, but no enough to make a completely new post. The first update was Weekend Update .... [[ Click on the title to access the full blog on the Cadence Community site. ]]...

featured video

Product Update: High-Performance DesignWare Memory Interface IP

Sponsored by Synopsys

Get the latest update on Synopsys' DesignWare Memory Interface IP for DDR5, LPDDR5, and HBM2/2E and how you can enable your DRAMs with the highest-performance, lowest-power, and lowest-area IP solution.

Click here to learn more about Synopsys' DesignWare Memory Interface IP for DDR5, LPDDR5, and HBM2/2E

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

Smart Home Design

Sponsored by Mouser Electronics and NXP

Today’s smart home technologies have to balance scalability in performance, low power, heat dissipation, encoding and decoding standards, and much more. In this episode of Chalk Talk, Amelia Dalton chats with Mark Ruthenbeck of NXP about the nuts and bolts of smart home technology, with a virtual tour of the ultimate smart home.

Click here for more information about NXP Semiconductors i.MX 8M Mini Applications Processors