feature article archive
Subscribe Now

Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs

Since their introduction in the mid-1980s and across all end markets, CPLDs have been design engineers’ favorite choice for control path applications. Taking into account today’s severe pressure to lower costs and power consumption, this white paper examines how Altera® MAX® V CPLDs provide solutions for the top five control-path applications.

Author:  Thomas Schulte, Senior Product Marketing Manager, Low-Cost Products, … Read More → "Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs"

Implementing PCI Express Bridging Solutions in an FPGA

Like its predecessor, the Peripheral Component Interconnect (PCI), PCI Express is becoming a ubiquitous system interface. Unlike PCI, PCI Express adopts a Serializer/Deserializer (SERDES) interface to provide users with the scalability required for future applications. As system bandwidths increase, more applications are moving to SERDES-based interfaces like PCI Express. In the past, ASICs or ASSPs typically have been used to implement next generation interface solutions. ASICs and ASSPs were popular choices because they provided a low cost, low power design solution. However, several new FPGAs families now … Read More → "Implementing PCI Express Bridging Solutions in an FPGA"

Reducing Cost and Power in Consumer Applications Using PLDs

The need to respond to changing market standards in a compressed time to market window has led to the widespread use of programmable logic devices (PLDs) in a broad range of consumer applications. While development of application specific integrated circuits (ASICs) and application specific standard parts (ASSPs) requires high non-recurring engineering charges, PLDs are standard off-the-shelf parts that can be customized for different applications using flexible software tools. Unlike ASICs and ASSPs, PLDs do not require long lead times: their functionality can be changed at any time to … Read More → "Reducing Cost and Power in Consumer Applications Using PLDs"

MachXO2 Overview

The MachXO2 family offers designers of low density PLDs an unprecedented mix of low cost, low power and high system integration in a single device. Compared to its popular predecessor, the MachXO family, the MachXO2 family delivers a 3X increase in logic density, 10X increase in memory, over 100X reduction in static power, and up to 30% lower cost. In addition, the MachXO2 devices include hardened implementations of some of the most popular functions such as User Flash Memory (UFM), I2C, SPI and timer/counter, providing designers a “ … Read More → "MachXO2 Overview"

Accelerate Your System and Consumer Designs With MachXO2 PLDs

The MachXO2 family offers designers of low-density PLDs an unprecedented mix of low cost, low power and high system integration in a single device. Built on a low power 65-nm process featuring embedded Flash technology, the MachXO2 family delivers a 3X increase in logic density, a 10X increase in embedded memory, more than a 100X reduction in static power and up to 30% lower cost compared to the prior generation MachXO family.  In addition, several popular functions used in low-density PLD  applications, such as user Flash memory ( … Read More → "Accelerate Your System and Consumer Designs With MachXO2 PLDs"

Platform Manager Overview

Platform Manager simplifies board management design significantly by integrating programmable analog and logic to support many common functions, such as power management, digital housekeeping and glue logic. By integrating these support functions, Platform Manager devices not only reduce the cost of these functions compared to traditional approaches, but also improve system reliability and provide a high degree of design flexibility that minimizes the risk of circuit board re-spins.

Watch this 5-minute video to:

< … Read More → "Platform Manager Overview"

FPGA Power Management and Modeling Techniques

This white paper discusses the major challenges associated with accurately predicting power consumption in FPGAs, namely, obtaining accurate signal activities, static power modeling, and dynamic power modeling, as well as how Altera addresses these challenges through the PowerPlay early power estimator and the Quartus® II PowerPlay power analyzer. This paper also presents the accuracy of the model by comparing predicted power consumption with actual silicon measurements using an extensive suite of real-world customer designs. Using these best-in-class power analysis tools, a designer can … Read More → "FPGA Power Management and Modeling Techniques"

FPGA Design Methods for Fast Turnaround (REVISED)

This paper takes an in depth look at a variety of techniques to help you speed up your synthesis iterations. Whether the goal is aggressive performance or to get a working initial design or prototype on the board as quickly as possible, this paper provides information on traditional and new techniques that accelerate design and debug iterations.

Read More → "FPGA Design Methods for Fast Turnaround (REVISED)"

Applying the Benefits of Network on a Chip Architecture to FPGA System Design

NoC interconnect architectures provide a number of significant advantages over traditional, non-NoC interconnects, such as allowing independent layer design and optimization. Altera’s Qsys system integration tool, included with the Quartus® II software, generates a flexible FPGA-optimized NoC implementation automatically, based on the requirements of the application. 

Author:  Kent Orthner, Sr. Manager, Software & IP, Altera Corporation

Read More → "Applying the Benefits of Network on a Chip Architecture to FPGA System Design"
featured blogs
Aug 11, 2025
If you're like me, all three of these videos will leave your brain buzzing with ideas, thoughts, and unanswered questions....