feature article
Subscribe Now

Lattice Launches Mach-NX

System Control Meets Industrial-Strength Security

Pop Quiz – which FPGA company has sold the most devices?

Nope, wrong. Guess again.

And… wrong again. Neither Xilinx nor Altera/Intel, despite hovering around 80% combined FPGA market share for the last couple of decades, has shipped the most FPGA devices. That distinction goes to Lattice Semiconductor, and not by a small margin. The reason, of course, is that, in recent years, Lattice has focused on the mid-range and low-end segment of the market, while the better-known programmable logic companies have struggled for supremacy in the largest, most expensive FPGAs, FPGA-SoCs, and similar components. 

This strategic emphasis on lower-cost, higher-volume sockets has helped Lattice deliver billions of FPGAs into a wide range of systems across numerous market segments. And, as the capabilities of FPGA technology have increased, Lattice has drafted behind the big two, bringing technology that was considered high-end just a few years ago into much more cost-constrained applications, and then they have taken the technology in new directions with pre-engineered solutions that significantly lower the bar for engineering teams without vast FPGA expertise to take advantage of the technology.

Most recently, Lattice introduced a new FPGA family – Mach-NX, which is a new line of secure system-control devices built on the company’s “Nexus” platform, which is the architecture, process, and solutions technology/strategy basis for the company’s recent new line of FPGA-based solutions. On the semiconductor front, Nexus is based on a 28nm FDSOI process, which brings numerous advantages for low-power, high-reliability and high-volume applications. 

Compared with bulk CMOS, Lattice says FD-SOI allows them to achieve “75% lower power and 100x lower soft error rate.” Architecture-wise, the company has beefed up the on-chip memory resources, which allows greater memory locality for better performance and security and can reduce or eliminate off-chip memory access requirements in many applications, which cuts system and board complexity, reduces power consumption, minimizes cost, and reduces form factor. Other hard resources such as multipliers/MACs/DSP Blocks have been re-engineered to better fit the demands of current applications such as AI inference.

Finally, and most relevant for their latest announcement, Lattice has built significant security features into their latest devices. This is becoming critical for ever more applications as more systems become interconnected and attacks on all types of devices become more common and more sophisticated. In addition to building chips that are more closely adapted to modern applications than conventional FPGAs, however, a key part of Lattice’s strategy is to deliver solutions for specific application domains that are as turnkey as possible, reducing or eliminating the need for FPGA experts on the customer’s design team. 

All of these elements of Lattice’s strategy come together with Mach-NX. Lattice says Mach-NX delivers “heightened security features and the fast, power-efficient processing needed to implement a real-time Hardware Root-of-Trust (HRoT) on future server platforms, as well as computing, communications, industrial, and automotive systems.” Given the recent wave of news of high-profile hacking, those capabilities are likely to be interesting to a large number of design teams. What Lattice has done with Mach-NX is to build a system control chip with strategic hardening of performance-critical blocks such as security and key interfaces. This is the company’s second iteration of a security-focused system control device, adding some nice capabilities to the MachXO3D we covered in 2019.

The star of the show is a new secure enclave – a 384-bit hardware-based crypto engine supporting SHA, HMAC, and ECC that supports reprogrammable bitstream protection, provides hardware root-of-trust, and helps to secure firmware. The security system features a hard RISC-V processor core, which can be used to configure and control all of the security features, and which vastly simplifies configuration. Using the secure enclave, your system can verify and install over-the-air firmware updates to stay compliant with the latest security guidelines and protocols. In the event of a detected attack, the FPGA’s parallel processing architecture and dual-boot flash memory configuration provide “near instantaneous” response times for detection and recovery. The hardware capabilities of the FPGA give Mach-NX a significant performance advantage on this front, compared with MCUs used for system management and security.

The more traditional FPGA fabric and IO blocks enable system control functions such as power management and fan control. The devices boast up to 8.4K LUTs of user-programmable logic and 2669 kbits of user flash memory, and they feature a dual-boot flash capability. On the IO front, there are up to 379 programmable I/Os supporting a range of IO voltages including 1.2/1.5/1.8/2.5/3.3V – which should make hooking up the rest of your system easy in a wide range of applications.

Mach-NX FPGAs will support the Lattice Sentry solutions stack, which is a collection of customizable embedded software, reference designs, IP, and development tools designed to accelerate the implementation of secure systems compliant with NIST Platform Firmware Resiliency (PFR) Guidelines (NIST SP-800-193). Lattice says that the RISC-V-based security system makes it easy to develop compliant security systems in a matter of days.

Lattice has been extremely successful with their current security/control offering. Designers of server platforms have been big adopters of the technology, at least in part due to the almost “instant-on” flash-based configuration, which allows the Mach device to come up first, secure the system, and then choreograph the startup of the rest of the server, and then, at shutdown time, sweep up the floor before turning out the lights. Lattice says Mach FPGAs have an attach rate of over 80 percent on current shipping server platforms, which is an impressive achievement.

Of course, the best security system in the world can’t help if you aren’t sure you’re getting the real thing. Lattice has a sophisticated supply chain security subscription service called Lattice SupplyGuard – for end-to-end supply chain protection. SupplyGuard “tracks locked Lattice FPGAs through their entire lifecycle, from the point of manufacture, through transport via the global supply chain, system integration and assembly, initial configuration, and deployment.”

In most of Lattice’s current markets, they are running virtually unopposed. The high-end FPGA companies have almost no focus in these markets and have not invested in innovation there in years, allowing Lattice free reign. Other solutions (typically various SoCs with MCU-based solutions) don’t have an answer to the performance, power efficiency, and flexibility Lattice gets from their FPGA technology. It will be interesting to watch as Lattice continues to evolve their strategy and their platform and releases compelling solutions to a variety of key design challenges.

 

Leave a Reply

featured blogs
Jan 21, 2022
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really... [[ Click on the title to access the full blog on the Cadence Community si...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...
Jan 20, 2022
As Josh Wardle famously said about his creation: "It's not trying to do anything shady with your data or your eyeballs ... It's just a game that's fun.'...

featured video

AI SoC Chats: Understanding Compute Needs for AI SoCs

Sponsored by Synopsys

Will your next system require high performance AI? Learn what the latest systems are using for computation, including AI math, floating point and dot product hardware, and processor IP.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Enhancing PSAP Audio Performance and Power Efficiency in Hearables with Anti-Noise

Sponsored by Analog Devices

PSAP enhances user's listening experiences with hearables in challenging environments. Long delay in the audio system creates distortion known as comb effect in PSAP. This paper investigates the root cause of the comb effect and explains how a new anti-noise device yields a superior system performance compared to conventional PSAP solutions.

Click here to read more

Featured Chalk Talk

Easy Hardware and Software Scalability across Renesas RA MCUs

Sponsored by Mouser Electronics and Renesas

There are a bewildering number of choices when designing with an MCU. It can be a challenge to find one with exactly what your design requires - form factor, cost, power consumption, performance, features, and ease-of-use. In this episode of Chalk Talk, Amelia Dalton chats with Brad Rex of Renesas about the small-but-powerful Renesas RA family - a flexible and scalable collection of MCUs that may be exactly what your next project needs.

Click here for more information about Renesas Electronics RA Family Arm® Cortex® Microcontrollers