feature article
Subscribe Now

HDR-60 Overview

The Lattice HDR-60 Video Camera Development Kit is a production-ready High Definition (HD) video camera development system based on the LatticeECP3™ FPGA family. Pre-loaded with a plug-and-play evaluation Image Signal Processing (ISP) pipeline based on Intellectual Property (IP) cores from Lattice partner Helion GmbH, the kit works right out of the box. The IP is capable of delivering 1080p performance at 60 frames per second with 2D noise reduction and High Dynamic Range (HDR). 

Watch the 5-minute HDR-60 Overview Video to:

  • Understand the features and capabilities of the HDR-60 development kit
  • See the exceptional performance of the HDR-60 Video Camera Development Kit
  • Performing Fast Auto Exposure that quickly adjusts to changing light
  • Delivering greater than 120dB High Dynamic Range (HDR)
  • Performing high quality Auto White Balance

Leave a Reply

featured blogs
Jul 1, 2022
Throughout this season at Formula One, porpoising has been the most talked-about phenomenon, especially with complaints from drivers about blurred vision and severe back aches. Week after week, not... ...
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Synopsys PCIe 6.0 IP TX and RX Successful Interoperability with Keysight

Sponsored by Synopsys

This DesignCon 2022 video features Synopsys PHY IP for PCIe 6.0 showing wide open PAM-4 eyes, good jitter breakdown decomposition on the Keysight oscilloscope, excellent receiver performance, and simulation-to-silicon correlation.

Click here for more information

featured paper

An Engineer's Guide to Designing with Precision Amplifiers

Sponsored by Texas Instruments

Engineers face many challenges when designing analog circuits. This e-book covers common topics related to these products, including operational amplifier (op amp) specifications and printed circuit board layout issues, instrumentation amplifier linear operating regions, and electrical overstress.

Click to read more

featured chalk talk

Single Pair Ethernet : Simplifying IIoT & Automation

Sponsored by Mouser Electronics and Analog Devices and HARTING and Würth Elektronik

Industry 4.0 with its variety of sensing solutions and fieldbus systems can make communication pretty tricky but single pair ethernet can change all of that. In this episode of Chalk, Amelia Dalton chats with representatives from three different companies: Analog Devices, HARTING and Würth Elektronik to discuss the benefits of single pair Ethernet, what the new IEEE standard means to SPE designs, and what you should consider when working on your next single pair Ethernet design.

Click here for more information about Single Pair Ethernet solutions from Analog Devices, HARTING and Würth Elektronik