feature article
Subscribe Now

Forte Design Systems Joins TSMC Reference Flow 11.0 with Cynthesizer

ANAHEIM, CALIF. –– June 15, 2010 –– Forte Design Systems, a leading provider of High-Level Synthesis software, today announced that TSMC has validated  its Cynthesizer™ SystemC high-level synthesis product for Reference Flow 11.0 inclusion.  Forte is demonstrating Cynthesizer in Booth #750 at the 47th Design Automation Conference (DAC) through Wednesday, June 16, at the Anaheim Convention Center here. 

“TSMC and Forte have been working together to meet the unique challenges associated with ESL design,” remarks Tom Quan, TSMC’s deputy director of Design Service Marketing.  “Forte provides the much-needed high-level synthesis tools for Reference Flow 11.0, allowing our joint customers to quickly produce high-quality, TSMC-compliant hardware designs from a high-level SystemC description.”

Release 11.0 is the first generation of TSMC Reference Flow featuring electronic system level (ESL) design.  Forte’s Cynthesizer v4.0 was included in the new flow to support SystemC high level synthesis.

Designers create abstracted models of their hardware using a high-level SystemC description.  Cynthesizer processes the SystemC model, automatically creating the datapath and finite state machine.  Designers can easily generate a number of candidate register transfer level (RTL) implementations by varying tool directives to specify latency, performance or area constraints.

Cynthesizer’s advanced algorithms and patented datapath optimization engine create high-quality building blocks tuned to the given TSMC library to minimize area and perform detailed timing analysis, eliminating timing closure problems inherent in typical RTL design processes.  The design flow introduction based on Cynthesizer will be available on TSMC-Online.

“Joining TSMC’s Reference Flow marks a major milestone for Cynthesizer and for SystemC-based design,” concludes Sean Dart, Forte’s president and chief executive officer (CEO).  “With a documented flow and methodology from SystemC to silicon, our mutual customers can be confident they will receive a high-quality implementation while addressing the complex issues of deep sub-micron design.”

About Forte Design Systems

Forte Design Systems is a leading provider of software products that enable design at a higher level of abstraction and improve design results.  Its innovative synthesis technologies and intellectual property offerings allow design teams creating complex electronic chips and systems to reduce their overall design and verification time.  More than half of the top 20 worldwide semiconductor companies use Forte’s products in production today for ASIC, SoC and FPGA design.  Forte is headquartered in San Jose, Calif., with additional offices in England, Japan, Korea and the United States.  For more information, visit www.ForteDS.com.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

BMP585: Robust Barometric Pressure Sensor
In this episode of Chalk Talk, Amelia Dalton and Dr. Thomas Block from Bosch Sensortec investigate the benefits of barometric pressure sensors for a variety of electronic designs. They examine how the ultra-low power consumption, excellent accuracy and suitability for use in harsh environments can make Bosch’s BMP585 barometric pressure sensors a great fit for your next design.
Oct 2, 2023
28,522 views