feature article
Subscribe Now

Mitrionics Presents Early Scaling Results for Portable Parallel Code on FPGAs, Multi-Cores and Clusters at SC09

 

SUPERCOMPUTING 2009, Portland, OR, November 16, 2009 – Mitrionics, Inc, the technology leader in FPGA-based hybrid computing, today announced its experimental work on a new proof-of-concept compiler for portable parallel programming. Early scalability results will be presented in a talk at SC09 by Mitrionics’ Co-Founder and Chief Science Officer Stefan Möhl. The proof-of-concept compiler is a test-bench to prove that a Mitrion-C program will automatically scale, not only on FPGAs, but also on multi-core systems and clusters, without changing the source code between the radically diverse architectures. Mitrion-C as a commercial product has already been proven to give high performance on FPGAs. The proof-of-concept compiler shows that this performance is translatable to other architectures as well. Mitrionics will be demonstrating the first test algorithms accelerated with this new technology in its booth #1006 at the Supercomputing 2009 Conference.

“The unique properties of Mitrion-C really come from its FPGA origins. FPGAs require full MIMD parallelism for each and every instruction for efficient execution. Mitrion-C was developed to capture this kind of limit-case for parallelism. To run Mitrion-C code on other less parallel platforms, you need to sequentialize the code, rather than parallelize it. The problem of automatic parallelization has turned out to be very hard. In comparison, sequentialization is quite easy.” said Stefan Möhl. “This has the potential to put an end, or at least dramatically reduce, the continuous software rewrites that are required to take advantage of new parallel computing architectures. Looking back, it should in principle work efficiently for all previous popular parallel architectures, ranging from Vector computers, SIMD machines, and multi-threaded architecture to current MPPs, clusters, GPGPUs, FPGAs, and the future’s many-core processors.”

To view all of Mitrionics’ SC09 announcements, visit: http://www.mitrionics.com/?page=mitrionics-sc09-press-kit.

Currently, the Mitrion Accelerated Computing Platform is designed to provide researchers and developers with the latest parallel programming tools for FPGAs that do not require any hardware design knowledge or experience. Mitrionics’ new proof of concept shows the potential of Mitrion-C as a truly portable parallel programming language, unlocking the full potential of hybrid computers. The Mitrion Platform enables rapid development of new accelerated applications in bioinformatics, computer-aided design, data mining, financial services, government/defense, and oil and gas industries. Systems running applications accelerated using the Mitrion Platform generally perform 10x to 100x faster than traditional systems while decreasing electrical power requirements by ninety percent. 

Mitrionics SC09 Exhibitor Forum Session Presentation
Title: “A Programming Language for a Heterogeneous Many-Core World”
Presenter: Stefan Möhl, Mitrionics Chief Science Officer
Date/Time: Tuesday, November 17, 2009 from 2:00-2:30 PM
Location: Room E147-148

For more information, visit: http://scyourway.supercomputing.org/conference/view/exforum136.

Mitrion SDK 2.0 – Accelerated Computing Platform 
The Mitrion SDK is a complete development environment for accelerating applications on FPGAs while making it easy for programmers to learn how to write software using parallel programming techniques that take advantage of the parallel processing capabilities of the FPGA-based Mitrion Virtual Processor. The SDK includes the Mitrion-C parallel programming language, a compiler targeting the Mitrion Virtual Processor, and graphical code simulator to identify programming errors, performance bottlenecks, and inefficient code. Mitrionics offers a free SDK Personal Edition that supports Linux/UNIX, Windows and Mac OS X which can be downloaded from: http://www.mitrionics.com/?page=Downloads.

About Mitrionics
Founded in 2001 and privately held, Mitrionics is the technology leader in FPGA-based, software acceleration and hybrid computing. The Mitrion Platform, which includes the Mitrion-C Compiler and Mitrion Virtual Processor, utilizes parallel programming and parallel processing to enable greater processing performance and a greener computing alternative. The Mitrion Platform is unique because it eliminates the need for circuit design skills, thus making software acceleration accessible to scientists and developers all over the world. Mitrionics has key industry relationships with chip companies Altera, AMD, Intel, and Xilinx, systems vendors Convey, Cray, HP, and SGI, and module suppliers GiDEL, Nallatech, and XtremeData. For more information, visit the company Web site at www.mitrionics.com, email info@mitrionics.com or call 408-395-3247.

 

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
28,951 views