industry news
Subscribe Now

Applied Materials Introduces the Biggest Materials Change to Interconnect Technology in 15 Years

  • New Endura® Volta (TM)CVD system’s unique cobalt processes ease interconnect bottlenecks to enable continued Moore’s Law scaling
  • Two breakthrough interconnect applications designed to support future generations of high-performance, low-power microchips
  • Industry’s first selective CVD metal process demonstrates Applied’s leadership in precision materials engineering 

SANTA CLARA, Calif., May 13, 2014 – Applied Materials, Inc. today announced its Applied Endura® Volta(TM) CVD Cobalt system, the only tool capable of encapsulating copper interconnects in logic chips beyond the 28nm node by depositing precise, thin cobalt films. The two enabling applications, a conformal cobalt liner and a selective cobalt capping layer, provide complete enclosure of the copper lines, improving reliability by an order of magnitude. The introduction of cobalt as a superior metal encapsulation film marks the most significant materials change to the interconnect in over 15 years.

“The reliability and performance of the wiring that connects the billions of transistors in a chip is critical to achieve high yields for device manufacturers. As wire dimensions shrink to keep pace with Moore’s Law, interconnects are more prone to killer voids and electromigration failures,” said Dr. Randhir Thakur, executive vice president and general manager of the Silicon Systems Group at Applied Materials. “The Endura Volta system builds on Applied’s precision materials engineering leadership by delivering CVD*- based cobalt liner and selective cobalt capping films that overcome these yield-limiting issues to enable our customers to scale copper interconnects to beyond the 28nm node.”

The Endura Volta CVD system, with its two new process steps, represents a major technology extension for copper interconnects beyond 28nm. The first step involves the deposition of a thin, conformal CVD cobalt liner to increase the gap fill window of copper in narrow interconnects. This process improves the performance and yield of the device by integrating the pre-clean, PVD*barrier, CVD cobalt liner and copper seed processes under ultra-high vacuum on the same platform.

The second step, a new “selective” CVD cobalt capping step, is deposited after CMP* to encapsulate the copper lines for enhanced reliability performance. Complete envelopment of copper lines with cobalt creates an engineered interface that demonstrates over 80x improvement in device reliability.

“Applied’s unique CVD cobalt processes represent an innovative materials-enabled scaling solution,” said Dr. Sundar Ramamurthy, vice president and general manager of Metal Deposition Products at Applied Materials. “It is deeply satisfying that these materials and process innovations in development for almost a decade are now being adopted by our customers for their high-performance mobile and server chips.”

Applied Materials, Inc. (Nasdaq:AMAT) is the global leader in providing innovative equipment, services and software to enable the manufacture of advanced semiconductor, flat panel display and solar photovoltaic products. Our technologies help make innovations like smartphones, flat screen TVs and solar panels more affordable and accessible to consumers and businesses around the world. Learn more at www.appliedmaterials.com.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Designing Scalable IoT Mesh Networks with Digi XBee® for Wi-SUN
Sponsored by Mouser Electronics and Digi and Silicon Labs
In this episode of Chalk Talk, Quinn Jones from Digi, Chad Steider from Silicon Labs and Amelia Dalton explore how Wi-SUN Micro-Mesh can reduce cost and simplify deployment for your next IoT mesh network. They also investigate the benefits that Digi XBee solutions bring to these types of networks and how you can jump start your next IoT mesh network design with Silicon Labs and Digi.
May 4, 2026
21 views