industry news
Subscribe Now

Applied Materials Introduces the Biggest Materials Change to Interconnect Technology in 15 Years

  • New Endura® Volta (TM)CVD system’s unique cobalt processes ease interconnect bottlenecks to enable continued Moore’s Law scaling
  • Two breakthrough interconnect applications designed to support future generations of high-performance, low-power microchips
  • Industry’s first selective CVD metal process demonstrates Applied’s leadership in precision materials engineering 

SANTA CLARA, Calif., May 13, 2014 – Applied Materials, Inc. today announced its Applied Endura® Volta(TM) CVD Cobalt system, the only tool capable of encapsulating copper interconnects in logic chips beyond the 28nm node by depositing precise, thin cobalt films. The two enabling applications, a conformal cobalt liner and a selective cobalt capping layer, provide complete enclosure of the copper lines, improving reliability by an order of magnitude. The introduction of cobalt as a superior metal encapsulation film marks the most significant materials change to the interconnect in over 15 years.

“The reliability and performance of the wiring that connects the billions of transistors in a chip is critical to achieve high yields for device manufacturers. As wire dimensions shrink to keep pace with Moore’s Law, interconnects are more prone to killer voids and electromigration failures,” said Dr. Randhir Thakur, executive vice president and general manager of the Silicon Systems Group at Applied Materials. “The Endura Volta system builds on Applied’s precision materials engineering leadership by delivering CVD*- based cobalt liner and selective cobalt capping films that overcome these yield-limiting issues to enable our customers to scale copper interconnects to beyond the 28nm node.”

The Endura Volta CVD system, with its two new process steps, represents a major technology extension for copper interconnects beyond 28nm. The first step involves the deposition of a thin, conformal CVD cobalt liner to increase the gap fill window of copper in narrow interconnects. This process improves the performance and yield of the device by integrating the pre-clean, PVD*barrier, CVD cobalt liner and copper seed processes under ultra-high vacuum on the same platform.

The second step, a new “selective” CVD cobalt capping step, is deposited after CMP* to encapsulate the copper lines for enhanced reliability performance. Complete envelopment of copper lines with cobalt creates an engineered interface that demonstrates over 80x improvement in device reliability.

“Applied’s unique CVD cobalt processes represent an innovative materials-enabled scaling solution,” said Dr. Sundar Ramamurthy, vice president and general manager of Metal Deposition Products at Applied Materials. “It is deeply satisfying that these materials and process innovations in development for almost a decade are now being adopted by our customers for their high-performance mobile and server chips.”

Applied Materials, Inc. (Nasdaq:AMAT) is the global leader in providing innovative equipment, services and software to enable the manufacture of advanced semiconductor, flat panel display and solar photovoltaic products. Our technologies help make innovations like smartphones, flat screen TVs and solar panels more affordable and accessible to consumers and businesses around the world. Learn more at www.appliedmaterials.com.

Leave a Reply

featured blogs
Aug 7, 2020
I love the clickety-clackety sounds of split flap displays, but -- in the case of this kinetic clock -- I'€™m enthralled by its sedately silent revolutions and evolutions....
Aug 7, 2020
HPC. FinTech. Machine Learning. Network Acceleration. These and many other emerging applications are stressing data center networks. Data center architectures evolve to ensure optimal resource utilization and allocation. PECFF (PCIe® Enclosure Compatible Form Factor) was dev...
Aug 7, 2020
[From the last episode: We looked at activation and what they'€™re for.] We'€™ve talked about the structure of machine-learning (ML) models and much of the hardware and math needed to do ML work. But there are some practical considerations that mean we may not directly us...
Aug 7, 2020
This is my second update post where I cover things that I have covered before, and where there is some news, but no enough to make a completely new post. The first update was Weekend Update .... [[ Click on the title to access the full blog on the Cadence Community site. ]]...

Featured Video

Are You Listening?

Sponsored by Mouser Electronics

Inspiration doesn’t stick to a schedule. Luckily, creativity is a natural stimulant. Let Mouser Electronics help you on your way.

More information

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

Improving Battery-Life with Ultra Low-Power Processors

Sponsored by Mouser Electronics and NXP

Battery life is critical in today’s mobile device designs, and designing-in ever-larger batteries causes all sorts of awkward compromises. The best strategy is to lower power consumption, and the processor is a great place to start. In this episode of Chalk Talk, Amelia Dalton chats with Nik Jedrzejewski of NXP about the new NXP 7ULP, and how it will help you cut power consumption in your mobile design.

Click here for more information about NXP Semiconductors i.MX 8M Mini Applications Processors