industry news
Subscribe Now

Xilinx and TSMC Team to Enable Fastest Time-to-Market and Highest Performance FPGAs on TSMC’s 16-nanometer FinFET

SAN JOSE, Calif. and HSINCHU, Taiwan – May 29, 2013 – Xilinx Inc. (NASDAQ: XLNX) and TSMC (TWSE: 2330, NYSE: TSM) announced that they are teaming together to create the fastest time-to-market and highest performance FPGAs to be built on TSMC’s 16-nanometer FinFET (16FinFET) process, a program Xilinx calls ‘FinFast.’ The two companies are providing dedicated resources as part of a ‘one-team’ approach, and will work together to co-optimize the FinFET process with Xilinx’s UltraScale™ architecture.  The program will deliver 16FinFET test chips later in 2013 and first product in 2014.

The companies are also engaged in leveraging TSMC’s CoWoS 3D IC manufacturing flow for the highest levels of 3D IC systems integration and system-level performance. Products from this collaboration will be announced at a later date.

“I am extremely confident that our ‘FinFast’ collaboration with TSMC on 16-nanometer will bring the same leadership results that we enjoyed at previous advanced technologies,” said Moshe Gavrielov, President and CEO of Xilinx. “We are committed to TSMC as the clear foundry leader in every dimension, from process technology to design enablement, service, support, quality, and delivery.”

“We are committed to working with Xilinx to bring the industry’s highest performance and highest integration programmable devices quickly to market,” said Morris Chang, TSMC Chairman and CEO. “Together we will deliver world-class products on TSMC’s 20SoC technology in 2013 and on 16FinFET technology in 2014.”

TSMC recently announced that it is accelerating the production schedule of its 16FinFET process to 2013. The Xilinx/TSMC collaboration will take full advantage of this accelerated schedule and the aggressive performance and power savings of TSMC’s 16FinFET technology.

Xilinx has worked with TSMC to infuse high-end FPGA requirements into the FinFET development process, just as it did in the development of 28HPL and 20SoC processes. To gain optimal results, further co-optimizations will be done across TSMC’s process technology and Xilinx’s UltraScale architecture and next-generation tools. UltraScale is Xilinx’s new ASIC-class architecture, developed to scale from 20-nanometer planar, through 16-nanometer and beyond FinFET technologies, and from monolithic through 3D ICs.

About Xilinx

Xilinx is the world’s leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com. 

About TSMC

TSMC is the world’s largest dedicated semiconductor foundry, providing the industry’s leading process technology and the foundry segment’s largest portfolio of process-proven libraries, IPs, design tools and reference flows. The Company’s owned capacity in 2013 is expected to be about 16.5 million (8-inch equivalent) wafers, including capacity from three advanced 12-inch GIGAFAB™ facilities, four eight-inch fabs, one six-inch fab, as well as TSMC’s wholly owned subsidiaries, WaferTech and TSMC China. TSMC is the first foundry to provide 28nm production capabilities. TSMC’s corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please visit http://www.tsmc.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Advanced Gate Drive for Motor Control
Sponsored by Infineon
Passing EMC testing, reducing power dissipation, and mitigating supply chain issues are crucial design concerns to keep in mind when it comes to motor control applications. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon explore the role that MOSFETs play in motor control design, the value that adaptive MOSFET control can have for motor control designs, and how Infineon can help you jump start your next motor control design.
Feb 6, 2024
11,305 views