industry news
Subscribe Now

Xilinx and TSMC Team to Enable Fastest Time-to-Market and Highest Performance FPGAs on TSMC’s 16-nanometer FinFET

SAN JOSE, Calif. and HSINCHU, Taiwan – May 29, 2013 – Xilinx Inc. (NASDAQ: XLNX) and TSMC (TWSE: 2330, NYSE: TSM) announced that they are teaming together to create the fastest time-to-market and highest performance FPGAs to be built on TSMC’s 16-nanometer FinFET (16FinFET) process, a program Xilinx calls ‘FinFast.’ The two companies are providing dedicated resources as part of a ‘one-team’ approach, and will work together to co-optimize the FinFET process with Xilinx’s UltraScale™ architecture.  The program will deliver 16FinFET test chips later in 2013 and first product in 2014.

The companies are also engaged in leveraging TSMC’s CoWoS 3D IC manufacturing flow for the highest levels of 3D IC systems integration and system-level performance. Products from this collaboration will be announced at a later date.

“I am extremely confident that our ‘FinFast’ collaboration with TSMC on 16-nanometer will bring the same leadership results that we enjoyed at previous advanced technologies,” said Moshe Gavrielov, President and CEO of Xilinx. “We are committed to TSMC as the clear foundry leader in every dimension, from process technology to design enablement, service, support, quality, and delivery.”

“We are committed to working with Xilinx to bring the industry’s highest performance and highest integration programmable devices quickly to market,” said Morris Chang, TSMC Chairman and CEO. “Together we will deliver world-class products on TSMC’s 20SoC technology in 2013 and on 16FinFET technology in 2014.”

TSMC recently announced that it is accelerating the production schedule of its 16FinFET process to 2013. The Xilinx/TSMC collaboration will take full advantage of this accelerated schedule and the aggressive performance and power savings of TSMC’s 16FinFET technology.

Xilinx has worked with TSMC to infuse high-end FPGA requirements into the FinFET development process, just as it did in the development of 28HPL and 20SoC processes. To gain optimal results, further co-optimizations will be done across TSMC’s process technology and Xilinx’s UltraScale architecture and next-generation tools. UltraScale is Xilinx’s new ASIC-class architecture, developed to scale from 20-nanometer planar, through 16-nanometer and beyond FinFET technologies, and from monolithic through 3D ICs.

About Xilinx

Xilinx is the world’s leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com. 

About TSMC

TSMC is the world’s largest dedicated semiconductor foundry, providing the industry’s leading process technology and the foundry segment’s largest portfolio of process-proven libraries, IPs, design tools and reference flows. The Company’s owned capacity in 2013 is expected to be about 16.5 million (8-inch equivalent) wafers, including capacity from three advanced 12-inch GIGAFAB™ facilities, four eight-inch fabs, one six-inch fab, as well as TSMC’s wholly owned subsidiaries, WaferTech and TSMC China. TSMC is the first foundry to provide 28nm production capabilities. TSMC’s corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please visit http://www.tsmc.com.

Leave a Reply

featured blogs
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 13, 2019
https://youtu.be/8BM28qwHyUk Made at Arm TechCon (camera Randy Smith) Monday: What Is Quantum Supremacy? Tuesday: It's Ada Lovelace Day Today Wednesday: The First Woman to Receive the Kaufman... [[ Click on the title to access the full blog on the Cadence Community site...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...