editor's blog
Subscribe Now

For the reason’s posted under “I

For the reason’s posted under “Intel Plus Altera
What Would it Mean?” … Intel simply doesn’t need Altera, or Xilinx IP.

Everything that is important they will need to engineer themselves anyway, and that isn’t very much. A co-processor FPGA fabric is a very very different beast than today’s Altera and Xilinx FPGA’s.

Done right, and Intel will redefine computing … and implemented from XEON’s to Atom SOC offerings, so that Xilinx and Altera will spend the next decade playing catchup. Game over.

And with it, new important boundaries for both Amdahl’s Law, and Moore’s Law.

Leave a Reply

featured blogs
Apr 4, 2020
That metaphorical '€œboing'€ sound you hear, figuratively speaking, is a symbolical ball allegorically landing on Chewy'€™s side of the illusory net....
Apr 3, 2020
Mentor’s Xpedition® IC Packaging design tools bridge the gap between engineering teams for IC layout, package substrate design, and PCB layout with solutions for Chip/Package/PCB prototyping and co-design. They also deliver a complete solution for High Density Advan...
Apr 3, 2020
[From the last episode: We saw some of the mistakes that can cause programs to fail and to breach security and/or privacy.] We'€™ve seen how having more than one program or user resident as a '€œtenant'€ in a server in the cloud can create some challenges '€“ at leas...
Apr 2, 2020
There are many historical innovations that are the product of adversity, and the current situation is an extreme example.  While it is not the first time that humanity has faced a truly global challenge like the COVID-19 pandemic, this time the world is connected by tech...

Featured Video

Industry’s First USB 3.2 Gen 2x2 Interoperability Demo -- Synopsys & ASMedia

Sponsored by Synopsys

Blazingly fast USB 3.2 Gen 2x2 are ready for your SoC. In this video, you’ll see Synopsys and ASMedia demonstrate the throughput available with Synopsys DesignWare USB 3.2 IP.

Learn more about Synopsys USB 3.2