editor's blog
Subscribe Now

A Hundred Billion Antenna Reconfigurations

Antenna_image.jpgCavendish Kinetics recently made an announcement regarding their ongoing reliability testing for their MEMS-based antenna-tuning technology.

We’ve talked about this tuning concept before (albeit with a different name); the short version is that, with all of the different bands that cell phones need to access, it becomes difficult to optimize the antenna for all of them in the limited space available. So the idea is that you have a capacitor array switched by MEMS elements, and you can then change up your filter with each band to optimize accordingly.

We also looked in more depth at Cavendish Kinetics’ particular approach before, including a description of work they’ve done to limit the range of switching capacitor plates to keep them from over-traveling or slamming too hard against stops.

But, such assurances aside, the question phone makers have remains: how reliable are those MEMS elements? How many times can you switch them before they fail?

Well, according to Cavendish Kinetics, a lot. Like, 100 billion cycles and counting.

And who needs that many cycles? Well, no one, actually, according to them. But, hey, when you’re on a roll, might as well keep it going to put any lingering doubts to rest.

In my mind, I make some comparison to a gyroscope, which has to be in constant motion. Where there is literally a mechanical member moving (as opposed to techniques involving internal resonances), you can add up those movements pretty quickly. Billions aren’t hard to attain. Even if the frequency was a slow 1 kHz, you’d hit a hundred billion cycles in just over 3 years.

But here’s the difference: with the capacitor array, the elements move only when you change configuration. While in use in a particular configuration, the switches are static. If you changed configurations every second, then in three years you’d get roughly (just under) a billion switching events. Which means it would take running the system that aggressively for on the order of 300 years to get to a hundred billion cycles.

I’m thinking the battery would probably wear out first. (And it suggests that their test runs somewhat faster than 1 Hz…)

You can read more about this in their announcement.

Leave a Reply

featured blogs
Dec 5, 2023
Generative AI has become a buzzword in 2023 with the explosive proliferation of ChatGPT and large language models (LLMs). This brought about a debate about which is trained on the largest number of parameters. It also expanded awareness of the broader training of models for s...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Secure Authentication ICs for Disposable and Accessory Ecosystems
Sponsored by Mouser Electronics and Microchip
Secure authentication for disposable and accessory ecosystems is a critical element for many embedded systems today. In this episode of Chalk Talk, Amelia Dalton and Xavier Bignalet from Microchip discuss the benefits of Microchip’s Trust Platform design suite and how it can provide the security you need for your next embedded design. They investigate the value of symmetric authentication and asymmetric authentication and the roles that parasitic power and package size play in these kinds of designs.
Jul 21, 2023
16,703 views