editor's blog
Subscribe Now

Atmel Gives SIGFOX a Transmitter

You may recall that, some months ago, we wrote about SIGFOX. As a quick review, SIGFOX is installing a completely new cellular system optimized for low-data-rate IoT sensors rather than for voice and Youtube. As a French company, they started the build-out in their European neighborhood, but they are supposedly starting their North American build-out now.

Of course, for this to be successful, you have to have devices that can talk to the network. And if the designers of those devices have to cobble together their own discrete circuits or – worse yet – design their own custom SoCs, well, that’s a pretty big barrier.

It would be so much easier if there were a merchant-market chip available that implemented the SIGFOX protocol – both PHY and stack.

And now there is: Atmel has announced the ATA8520 transmitter – the first SoC to pass SIGFOX’s qualification tests. It consists of the RF block, baseband processing, and an AVR microcontroller for executing the SIGFOX stack and other control functions. Data, as well as other control functions, is entered via an SPI port. The chip has an “OFF” mode that’s not quite off – more like a sleep mode – and reduces current to around 5 nA.

Block_diagram.png (Image courtesy Atmel)

The ATA8520 would typically be driven by a system microcontroller or processor; that processor would be freed of any of the details of SIGFOX transmission (traded off for SPI).

Now… all we need is a receiver to listen to all the news being broadcast by the transmitter…

You can read more in their announcement.

Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...