editor's blog
Subscribe Now

Power Bank SoCs

I ask a lot of stupid questions because usually they’re not stupid. Occasionally one is.

OK, maybe not outright stupid, but I certainly felt out of the loop. I was talking with Active-Semi about their new power bank management chips. But I tend to run my phones with minimal bells and whistles on. WiFi is typically off; GPS is often off. Bottom line: the charge on my phone can easily last a day, sometimes two.

So I hope I can be forgiven for not knowing in advance what a “power bank” was. I’ve never had a chance to need one. Apparently I’m not typical: Active-Semi’s Mark Cieri noted that it’s not unusual for smartphones to need a new charge after only 4 hours. Who knew… (Apparently everyone but me!)

Active-Semi has announced two new SoCs for managing these critters. As they describe it, the status quo requires separate components: a power path chip, a linear charger, a buck/boost regulator, and a microcontroller to manage it all.

Their solution is a single chip that integrates all of these capabilities together, including management and regulation. One version delivers 1 A; the other 2.1 A. The result: a noticeably (50%) smaller footprint.

Oh, and significantly less power draw: under 10 µA, vs. 45 – 100 µA for conventional circuits. So the manager won’t be siphoning off too much of the energy it’s supposed to be managing.

You can find out more in their announcement.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
9,530 views