editor's blog
Subscribe Now

Power Bank SoCs

I ask a lot of stupid questions because usually they’re not stupid. Occasionally one is.

OK, maybe not outright stupid, but I certainly felt out of the loop. I was talking with Active-Semi about their new power bank management chips. But I tend to run my phones with minimal bells and whistles on. WiFi is typically off; GPS is often off. Bottom line: the charge on my phone can easily last a day, sometimes two.

So I hope I can be forgiven for not knowing in advance what a “power bank” was. I’ve never had a chance to need one. Apparently I’m not typical: Active-Semi’s Mark Cieri noted that it’s not unusual for smartphones to need a new charge after only 4 hours. Who knew… (Apparently everyone but me!)

Active-Semi has announced two new SoCs for managing these critters. As they describe it, the status quo requires separate components: a power path chip, a linear charger, a buck/boost regulator, and a microcontroller to manage it all.

Their solution is a single chip that integrates all of these capabilities together, including management and regulation. One version delivers 1 A; the other 2.1 A. The result: a noticeably (50%) smaller footprint.

Oh, and significantly less power draw: under 10 µA, vs. 45 – 100 µA for conventional circuits. So the manager won’t be siphoning off too much of the energy it’s supposed to be managing.

You can find out more in their announcement.

Leave a Reply

featured blogs
Apr 9, 2021
You probably already know what ISO 26262 is. If you don't, then you can find out in several previous posts: "The Safest Train Is One that Never Leaves the Station" History of ISO 26262... [[ Click on the title to access the full blog on the Cadence Community s...
Apr 8, 2021
We all know the widespread havoc that Covid-19 wreaked in 2020. While the electronics industry in general, and connectors in particular, took an initial hit, the industry rebounded in the second half of 2020 and is rolling into 2021. Travel came to an almost stand-still in 20...
Apr 7, 2021
We explore how EDA tools enable hyper-convergent IC designs, supporting the PPA and yield targets required by advanced 3DICs and SoCs used in AI and HPC. The post Why Hyper-Convergent Chip Designs Call for a New Approach to Circuit Simulation appeared first on From Silicon T...
Apr 5, 2021
Back in November 2019, just a few short months before we all began an enforced… The post Collaboration and innovation thrive on diversity appeared first on Design with Calibre....

featured video

Meeting Cloud Data Bandwidth Requirements with HPC IP

Sponsored by Synopsys

As people continue to work remotely, demands on cloud data centers have never been higher. Chip designers for high-performance computing (HPC) SoCs are looking to new and innovative IP to meet their bandwidth, capacity, and security needs.

Click here for more information

featured paper

Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500

Sponsored by Texas Instruments

Functional safety standards such as IEC 61508 and ISO 26262 require semiconductor device manufacturers to address both systematic and random hardware failures. Base failure rates (BFR) quantify the intrinsic reliability of the semiconductor component while operating under normal environmental conditions. Download our white paper which focuses on two widely accepted techniques to estimate the BFR for semiconductor components; estimates per IEC Technical Report 62380 and SN 29500 respectively.

Click here to download the whitepaper

Featured Chalk Talk

Protecting Circuitry with eFuse IC

Sponsored by Mouser Electronics and Toshiba

Conventional fuses are rapidly becoming dinosaurs in our electronic systems. Finally, there is circuit protection technology that doesn’t rely on disposable parts and molten metal. In this episode of Chalk Talk, Amelia Dalton chats with Jake Canon of Toshiba about eFuse - a smart solution that will get rid of those old-school fuses once and for all.

Click here for more information about Toshiba efuses