editor's blog
Subscribe Now

Power Bank SoCs

I ask a lot of stupid questions because usually they’re not stupid. Occasionally one is.

OK, maybe not outright stupid, but I certainly felt out of the loop. I was talking with Active-Semi about their new power bank management chips. But I tend to run my phones with minimal bells and whistles on. WiFi is typically off; GPS is often off. Bottom line: the charge on my phone can easily last a day, sometimes two.

So I hope I can be forgiven for not knowing in advance what a “power bank” was. I’ve never had a chance to need one. Apparently I’m not typical: Active-Semi’s Mark Cieri noted that it’s not unusual for smartphones to need a new charge after only 4 hours. Who knew… (Apparently everyone but me!)

Active-Semi has announced two new SoCs for managing these critters. As they describe it, the status quo requires separate components: a power path chip, a linear charger, a buck/boost regulator, and a microcontroller to manage it all.

Their solution is a single chip that integrates all of these capabilities together, including management and regulation. One version delivers 1 A; the other 2.1 A. The result: a noticeably (50%) smaller footprint.

Oh, and significantly less power draw: under 10 µA, vs. 45 – 100 µA for conventional circuits. So the manager won’t be siphoning off too much of the energy it’s supposed to be managing.

You can find out more in their announcement.

Leave a Reply

featured blogs
Jun 16, 2019
https://youtu.be/CaIc3qOakxs Made at building 9 elevator (camera Sean) Monday: Cadence Cloud Passport Partner Program Tuesday: Making Trouble in Las Vegas Wednesday: Paris Air Show Thursday: Ericsson... [[ Click on the title to access the full blog on the Cadence Community s...
Jun 14, 2019
The PCI-SIG Developers Conference is a free event for the 800+ member companies that develop and bring to market new products utilizing PCI Express® technology. Granted most people reading this blog won’t be at the conference, but you might be interested...
Jun 14, 2019
By Flint Yoder – Mentor, A Siemens Business Tight schedules? Worried about product reliability? Now you can find and eliminate latch-up sensitivity during schematic design, and avoid those post-layout nightmares. Latch-up'€¦the bane of circuit designers and circuit ve...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...