editor's blog
Subscribe Now

Triple Patterning Explosion

The type of patterning to be used at a given technology node is determined layer-by-layer. At 10 nm, SADP is planned for metals, but contacts are looking like they’ll require triple patterning, according to Mentor’s David Abercrombie.

We’ve talked about LELE coloring before, and algorithms exist to automatically color a circuit with linear scaling – twice as big a circuit takes twice as long to color. But when you go to LELELE, it’s no longer linear: it’s np-complete. Beyond 30 features to be colored, the algorithm isn’t going to finish in a lifetime.

So coloring algorithms are instead being approached using heuristics and constraints. For instance, it’s generally considered better to balance the colors so that there are roughly the same number of features on each color. That eliminates all of the gazillion possible decompositions that don’t meet that criterion.

There is also some concern that different decompositions might have different litho effects. It’s not known yet whether this will be an issue, but that would certainly complicate matters, since the algorithm would now have to take lithographic distortions into effect – as if it didn’t already have enough to think about.

Leave a Reply

featured blogs
May 24, 2022
Today is going to be my monthly update. This normally runs on the last Friday of the month, but that's a Cadence Global Recharge Day, so we will all be off. For various other reasons, I need to... ...
May 20, 2022
I'm very happy with my new OMTech 40W CO2 laser engraver/cutter, but only because the folks from Makers Local 256 helped me get it up and running....
May 19, 2022
Learn about the AI chip design breakthroughs and case studies discussed at SNUG Silicon Valley 2022, including autonomous PPA optimization using DSO.ai. The post Key Highlights from SNUG 2022: AI Is Fast Forwarding Chip Design appeared first on From Silicon To Software....
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...

featured video

EdgeQ Creates Big Connections with a Small Chip

Sponsored by Cadence Design Systems

Find out how EdgeQ delivered the world’s first 5G base station on a chip using Cadence’s logic simulation, digital implementation, timing and power signoff, synthesis, and physical verification signoff tools.

Click here for more information

featured paper

Intel Agilex FPGAs Deliver Game-Changing Flexibility & Agility for the Data-Centric World

Sponsored by Intel

The new Intel® Agilex™ FPGA is more than the latest programmable logic offering—it brings together revolutionary innovation in multiple areas of Intel technology leadership to create new opportunities to derive value and meaning from this transformation from edge to data center. Want to know more? Start with this white paper.

Click to read more

featured chalk talk

WiFi 6 & 6E: Strengthening Smart Home Enablement

Sponsored by Mouser Electronics and Qorvo

Demands on WiFi are growing exponentially, and our aging standards and technology are struggling to keep up. Luckily, WiFi 6 and 6E represent a leap in WiFi capabilities for our systems. In this episode of Chalk Talk, Amelia Dalton chats with Tony Testa of Qorvo about the ins and outs of WiFi 6 and 6E with their increased speed, capacity, and efficiency.

Click here for more information about Qorvo Wi-Fi® 6 Solution